

1



2

**Document Identifier: DSP1071**

3

**Date: 2014-11-04**

4

**Version: 1.0.0a**

5

## 6 **Multi-type System Memory Profile**

### **Information for Work-in-Progress version:**

**IMPORTANT:** This document is not a standard. It does not necessarily reflect the views of the DMTF or all of its members. Because this document is a Work in Progress, it may still change, perhaps profoundly. This document is available for public review and comment until the stated expiration date.

**It expires on:**

**Provide any comments through the DMTF Feedback Portal:**  
<http://www.dmtf.org/standards/feedback>

7 **Document Type: Specification**

8 **Document Status: Work in Progress**

9 **Document Language: en-US**

## 10 Copyright Notice

11 Copyright © 2014 Distributed Management Task Force, Inc. (DMTF). All rights reserved.

12 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems  
13 management and interoperability. Members and non-members may reproduce DMTF specifications and  
14 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to  
15 time, the particular version and release date should always be noted.

16 Implementation of certain elements of this standard or proposed standard may be subject to third party  
17 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations  
18 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose,  
19 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or  
20 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to  
21 any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize,  
22 disclose, or identify any such third party patent rights, or for such party's reliance on the standard or  
23 incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any  
24 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent  
25 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is  
26 withdrawn or modified after publication, and shall be indemnified and held harmless by any party  
27 implementing the standard from any and all claims of infringement by a patent owner for such  
28 implementations.

29 For information about patents held by third-parties which have notified the DMTF that, in their opinion,  
30 such patent may relate to or impact implementations of DMTF standards, visit  
31 <http://www.dmtf.org/about/policies/disclosures.php>.

32

# Contents

|    |   |    |
|----|---|----|
| 34 | Foreword .....  | 5  |
| 35 | Introduction .....  | 6  |
| 36 | 1 Scope .....   | 7  |
| 37 | 2 Normative References .....                              | 7  |
| 38 | 2.1 Approved References .....                             | 7  |
| 39 | 3 Terms and Definitions .....                             | 8  |
| 40 | 4 Symbols and Abbreviated Terms .....                     | 9  |
| 41 | 5 Synopsis .....  | 9  |
| 42 | 6 Description .....                                       | 10 |
| 43 | 7 Implementation .....                                    | 12 |
| 44 | 7.1 Representing Raw Memory .....                         | 12 |
| 45 | 7.2 Representing Visible Memory .....                     | 12 |
| 46 | 7.3 Representing Memory Configuration .....               | 14 |
| 47 | 7.4 Representing Topology .....                           | 13 |
| 48 | 8 Methods .....   | 14 |
| 49 | 8.1 CIM_VisibleMemory .....                               | 14 |
| 50 | 8.2 CIM_RawMemory .....                                   | 14 |
| 51 | 8.3 CIM_MemoryController .....                            | 15 |
| 52 | 8.4 CIM_Processor .....                                   | 15 |
| 53 | 8.5 CIM_ConcreteDependency .....                          | 15 |
| 54 | 8.6 CIM_AssociatedMemory .....                            | 16 |
| 55 | 8.7 CIM_BasedOn .....                                     | 16 |
| 56 | 9 Use Cases .....   | 16 |
| 57 | 9.1 Advertising Profile Conformance .....                 | 16 |
| 58 | 9.2 Single Visible Memory Extent .....                    | 17 |
| 59 | 9.3 Two Visible Memory Extents .....                      | 17 |
| 60 | 9.4 Uniform Memory Access Extents .....                   | 18 |
| 61 | 9.5 Non-uniform Memory Access Extents .....               | 19 |
| 62 | 9.6 Determine Persistent Memory Capacity .....            | 20 |
| 63 | 9.7 Determine Total Installed Memory Capacity .....       | 20 |
| 64 | 9.8 Determine Capacity by Processor Affinity .....        | 20 |
| 65 | 9.9 Determine Processor Affinity for Visible Memory ..... | 20 |
| 66 | 10 CIM Elements .....                                     | 21 |
| 67 | 10.1 CIM_RegisteredProfile .....                          | 21 |
| 68 | 10.2 CIM_VisibleMemory .....                              | 22 |
| 69 | 10.3 CIM_RawMemory .....                                  | 22 |
| 70 | 10.4 CIM_MemoryController .....                           | 22 |
| 71 | 10.5 CIM_Processor .....                                  | 23 |
| 72 | 10.6 CIM_ConcreteDependency .....                         | 23 |
| 73 | 10.7 CIM_SystemDevice .....                               | 24 |
| 74 | 10.8 CIM_AssociatedMemory .....                           | 25 |
| 75 | 10.9 CIM_BasedOn .....                                    | 25 |
| 76 | ANNEX A (informative) Change Log .....                    | 26 |
| 77 | ANNEX B .....   | 27 |

78

## 79 List of Figures

|    |  |                                     |
|----|--|-------------------------------------|
| 80 | Figure 6-1 – Multi-type System Memory: Class Diagram ..... | 11                                  |
| 81 | Figure 9-1 – Registered Profile .....                      | 17                                  |
| 82 | Figure 9-3 UMA Configuration Object Diagram .....          | <b>Error! Bookmark not defined.</b> |

83

84 **List of Tables**

85 Table 1 – Related Profiles..... 10

86 Table 2 – Operations: CIM\_VisibleMemory ..... 14

87 Table 3 – Operations: CIM\_RawMemory..... 15

88 Table 4 – Operations: CIM\_MemoryController ..... 15

89 Table 5 – Operations: CIM\_Processor..... 15

90 Table 6 – Operations: CIM\_ConcreteDependency ..... 16

91 Table 7 – Operations: CIM\_AssociatedMemory ..... 16

92 Table 8 – Operations: CIM\_BasedOn..... 16

93 Table 9 CIM Elements – Multi-type System Memory Profile..... 21

94 Table 10 – Class: CIM\_RegisteredProfile ..... 21

95 Table 11 – Class: CIM\_VisibleMemory ..... 22

96 Table 12 – Class: CIM\_RawMemory ..... 22

97 Table 13 – Class: CIM\_MemoryController ..... 23

98 Table 14 – Class: CIM\_Processor ..... 23

99 Table 15 – Class: CIM\_ConcreteDependency..... 24

100 Table 16 – Class: CIM\_SystemDevice –use 1..... 24

101 Table 17 – Class: CIM\_SystemDevice –use 2..... 24

102 Table 18 – Class: CIM\_AssociatedMemory ..... 25

103 Table 19 – Class: CIM\_BasedOn ..... 25

104

105

107 The *Multi-type System Memory Profile* (DSP1071) was prepared by the Server Desktop Mobile Platforms  
108 Working Group.

109 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems  
110 management and interoperability.

## 111 **Acknowledgments**

112 The authors wish to acknowledge the following people.

### 113 **Editor:**

- 114 • Scott Kirvan – Intel

### 115 **Contributors:**

- 116 • John Leung – Intel
- 117 • Paul von Behren – Intel
- 118 • Barbara Craig -- HP

119

120

## Introduction

121 This specification describes a management profile including the CIM model and associated behavior for  
122 computer system memory. Specifically, it addresses uni- and multi-processor systems with one or more  
123 individually managed memory extents.

124 The information in this specification should be sufficient for a provider or consumer of this data to  
125 unambiguously identify the classes, properties, methods, and values that shall be instantiated to  
126 subscribe, advertise, produce, or consume an indication using the DMTF Common Information Model  
127 (CIM) Schema.

128 The target audience for this specification is implementers who are writing CIM-based providers or  
129 consumers of management interfaces that represent the components described in this document.

# Multi-type System Memory Profile

## 131 1 Scope

132 The Multi-type System Memory Profile extends the management capabilities of referencing profiles by  
133 adding the ability to detect and monitor individual memory extents in a computer system. Logical memory  
134 extents are modeled in the context of related profiles including those that: 1) model the memory's physical  
135 aspects; 2) identify the hosting system; 3) allow for configuration; and 4) define registration information.  
136 This profile would generally be used instead of the System Memory Profile (DSP1026) rather than in  
137 conjunction with it.

## 138 2 Normative References

139 The following referenced documents are indispensable for the application of this document. For dated  
140 references, only the edition cited applies. For undated references, the latest edition of the referenced  
141 document (including any amendments) applies.

### 142 2.1 Approved References

- 143 DMTF DSP0004, *CIM Infrastructure Specification 2.7*,  
144 [http://www.dmtf.org/standards/published\\_documents/DSP0004\\_2.7.pdf](http://www.dmtf.org/standards/published_documents/DSP0004_2.7.pdf)
- 145 DMTF DSP0215, *Server Management Managed Element Addressing Specification 1.0*,  
146 [http://www.dmtf.org/standards/published\\_documents/DSP0215\\_1.0.pdf](http://www.dmtf.org/standards/published_documents/DSP0215_1.0.pdf)
- 147 DMTF DSP0223, *Generic Operations 1.0*,  
148 [http://www.dmtf.org/standards/published\\_documents/DSP0223\\_1.0.pdf](http://www.dmtf.org/standards/published_documents/DSP0223_1.0.pdf)
- 149 DMTF DSP0228, *Message Registry XML Schema 1.0*,  
150 [http://www.dmtf.org/standards/published\\_documents/DSP0228\\_1.0.pdf](http://www.dmtf.org/standards/published_documents/DSP0228_1.0.pdf)
- 151 DMTF DSP1001, *Management Profile Specification Usage Guide 1.1*,  
152 [http://www.dmtf.org/standards/published\\_documents/DSP1001\\_1.1.pdf](http://www.dmtf.org/standards/published_documents/DSP1001_1.1.pdf)
- 153 DMTF DSP1033, *Profile Registration Profile 1.1*,  
154 [http://dmtf.org/sites/default/files/standards/documents/DSP1033\\_1.1.0.pdf](http://dmtf.org/sites/default/files/standards/documents/DSP1033_1.1.0.pdf)
- 155 DMTF DSP1011, *Physical Asset Profile*  
156 [http://dmtf.org/sites/default/files/standards/documents/DSP1011\\_1.0.2.pdf](http://dmtf.org/sites/default/files/standards/documents/DSP1011_1.0.2.pdf)
- 157 DMTF DSP1022, *CPU Profile*  
158 [http://dmtf.org/sites/default/files/standards/documents/DSP1022\\_1.0.1.pdf](http://dmtf.org/sites/default/files/standards/documents/DSP1022_1.0.1.pdf)
- 159 DMTF DSP8016, *WBEM Operations Message Registry 1.0*,  
160 [http://schemas.dmtf.org/wbem/messageregistry/1/dsp8016\\_1.0.xml](http://schemas.dmtf.org/wbem/messageregistry/1/dsp8016_1.0.xml)
- 161 DMTF DSP8020, *Message Registry XML Schema Specification 1.0*,  
162 [http://www.dmtf.org/standards/published\\_documents/DSP8020\\_1.0.xsd](http://www.dmtf.org/standards/published_documents/DSP8020_1.0.xsd)
- 163 IETF RFC5234, *ABNF: Augmented BNF for Syntax Specifications, January 2008*,  
164 <http://tools.ietf.org/html/rfc5234>
- 165 ISO/IEC Directives, Part 2, *Rules for the structure and drafting of International Standards*,  
166 <http://isotc.iso.org/livelink/livelink.exe?func=ll&objId=4230456&objAction=browse&sort=subtype>

167 The Open Group, "Regular Expressions" in *The Single UNIX*® *Specification, Version 2*,  
168 <http://www.opengroup.org/onlinepubs/7908799/xbd/re.html>

## 169 **3 Terms and Definitions**

### 170 **3.1**

#### 171 **can**

172 used for statements of possibility and capability, whether material, physical, or causal

### 173 **3.2**

#### 174 **cannot**

175 used for statements of possibility and capability, whether material, physical, or causal

### 176 **3.3**

#### 177 **conditional**

178 used to indicate requirements strictly to be followed, in order to conform to the document when the  
179 specified conditions are met

### 180 **3.4**

#### 181 **mandatory**

182 used to indicate requirements strictly to be followed, in order to conform to the document and from which  
183 no deviation is permitted

### 184 **3.5**

#### 185 **may**

186 used to indicate a course of action permissible within the limits of the document

### 187 **3.6**

#### 188 **memory extent**

189 used generically to indicate a range of memory addresses that can participate in management operations

### 190 **3.7**

#### 191 **memory module**

192 non-technology specific term for a circuit board hosting memory integrated circuits

### 193 **3.8**

#### 194 **need not**

195 used to indicate a course of action permissible within the limits of the document

### 196 **3.9**

#### 197 **optional**

198 used to indicate a course of action permissible within the limits of the document

### 199 **3.10**

#### 200 **persistent memory**

201 byte addressable memory which retains its contents across system power cycles

### 202 **3.11**

#### 203 **referencing profile**

204 indicates a profile that owns the definition of a class used, but not defined, in this document and can be  
205 included in the "Referenced Profiles" table



206 **3.12**  
207 **shall**  
208 used to indicate requirements strictly to be followed, in order to conform to the document and from which  
209 no deviation is permitted

210 **3.13**  
211 **shall not**  
212 used to indicate requirements strictly to be followed, in order to conform to the document and from which  
213 no deviation is permitted

214 **3.14**  
215 **should**  
216 used to indicate that among several possibilities, one is recommended as particularly suitable, without  
217 mentioning or excluding others, or that a certain course of action is preferred but not necessarily required

218 **3.15**  
219 **should not**  
220 used to indicate that a certain possibility or course of action is deprecated but not prohibited

221 **3.16**  
222 **unspecified**  
223 indicates that this profile does not define any constraints for the referenced CIM element or operation

## 224 **4 Symbols and Abbreviated Terms**

225 **4.1**  
226 **NUMA**  
227 Non-Uniform Memory Access

228 **4.2**  
229 **NVM**  
230 Non-Volatile Memory

231  
232 **4.3**  
233 **PM**  
234 Persistent Memory

235  
236 **4.4**  
237 **QoS**  
238 Quality of Service

239  
240 **4.5**  
241 **UMA**  
242 Uniform Memory Access

## 243 **5 Synopsis**

244 **Profile Name:** *Multi-type System Memory*

245 **Version:** 1.0.0a

246 **Organization:** DMTF

247 **CIM Schema Version:** 2.41

248 **Central Class:** CIM\_VisibleMemory

249 **Scoping Class:** CIM\_ComputerSystem

250 The Multi-type Memory Profile extends the management capabilities of the referencing profiles by adding  
 251 the capability to represent and manage multiple types of memory within a managed system. The profile  
 252 supports systems with one or more memory regions where each region can be individually managed.

253 Table 1 identifies profiles on which this profile has a dependency.

254 CIM\_VisibleMemory shall be the Central Class of this profile.

255 CIM\_ComputerSystem shall be the Scoping Class of this profile. The instance of CIM\_ComputerSystem  
 256 with which the Central Instance is associated through an instance of CIM\_SystemDevice shall be the  
 257 Scoping Instance of this profile.

258 **Table 1 – Related Profiles**

| Profile Name                         | Organization | Version | Relationship |
|--------------------------------------|--------------|---------|--------------|
| <a href="#">Physical Asset</a>       | DMTF         | 1.0.2   | Mandatory    |
| <a href="#">Profile Registration</a> | DMTF         | 1.1.0   | Mandatory    |
| <a href="#">CPU</a>                  | DMTF         | 1.0.1   | Conditional  |
| Memory Configuration Profile         | SNIA         | 1.0.0a  | Conditional  |


259 **6 Description**

260 The Multi-type System Memory Profile describes the elements which allow multiple types of memory to  
 261 be represented and managed.

262 This profile can be used to manage the following capabilities of memory regions in a system with multiple  
 263 types of memory.

- 264 • A memory region can have specific quality of service (QoS) characteristics, such a persistence,  
 265 redundancy, block access.
- 266 • A memory region can be configured from a pool of raw memory.
- 267 • The characteristics of a memory region can be configured.
- 268 • A memory region can be visible to, or have affinity with, specific processors and memory  
 269 controllers.
- 270 • A memory region can be visible to one or more processors (shared).

271 Figure 1 shows the Multi-type System Memory Profile class hierarchy. For simplicity, the prefix CIM\_ has  
 272 been removed from the names of the classes.



273  
 274 **Figure 6-1 – Multi-type System Memory: Class Diagram**

275 Each memory region visible to the computer system is modeled by an instance of CIM\_VisibleMemory.

276 Each physical memory region is associated with its logical counterpart, a raw memory region. Raw  
 277 memory is not visible to the computer system. Raw memory is modeled by an instance of  
 278 CIM\_RawMemory and its relationship to the visible memory region is modeled by the CIM\_BasedOn  
 279 association.

280 A memory controller configures raw memory to create the visible memory regions. Memory controllers are  
 281 represented by instances of CIM\_MemoryController and their relationship to the raw memory region is  
 282 modeled by the CIM\_AssociatedMemory association.

283 In multi-processor systems, memory extents can have an affinity to a specific processor and memory  
 284 controller. An affinity relationship between memory and a processor/controller can indicate exclusive or  
 285 preferential access to the memory by that processor. The Multi-type System Memory Profile models a  
 286 relationship between raw memory extents and their controller and processor such that a management  
 287 application can determine memory affinity and the physical memory topology.

288 The SNIA Memory Configuration Profile may be used to model memory regions. That profile includes the  
 289 CIM\_MemoryResources and CIM\_MemoryAllocationSetting elements.

290 The CIM\_ElementSettingData and CIM\_ElementAllocatedFromPool associations are used to model the  
 291 relationship between the elements of these two profiles.

## 292 7 Implementation

293 This clause details the requirements related to the arrangement of instances and their most important  
294 properties. Class methods are discussed in clause 8; a comprehensive treatment of properties is left to  
295 clause 10.

### 296 7.1 Representing Raw Memory

297 An instance of CIM\_RawMemory shall represent a memory region which is realized by physical memory,  
298 but not visible to the computer system. Instances of CIM\_RawMemory shall be associated with an  
299 instance of CIM\_PhysicalMemory with an instance of CIM\_Realizes.

300 There shall be at least one instance of CIM\_RawMemory.

301 The size given for a CIM\_RawMemory instance shall be equal to that given by the SMBIOS Memory  
302 Device (type 17) structure for the same memory device.

### 303 7.2 Representing Visible Memory

304 An instance of CIM\_VisibleMemory shall represent a memory region which is visible to the computer  
305 system. Instances of CIM\_VisibleMemory shall be associated with the instance of CIM\_ComputerSystem  
306 with an instance of CIM\_SystemDevice.

307 There shall be at least one instance of CIM\_VisibleMemory. Additional instances of CIM\_VisibleMemory  
308 may exist when the system contains more than one memory region with distinct memory characteristics.  
309 For example, one instance may exist for volatile memory and one for non-volatile memory.

310 The relationship between the visible memory and the raw memory can be modeled. Each instance of  
311 CIM\_VisibleMemory shall be associated with one or more instances of CIM\_RawMemory, using the  
312 CIM\_BasedOn association.

#### 313 7.2.1 CIM\_VisibleMemory.HealthState

314 The CIM\_VisibleMemory.HealthState property may have the values 0 (Unknown), 1 (OK) or 2  
315 (Degraded).

#### 316 7.2.2 CIM\_VisibleMemory.EnabledState

317 The CIM\_VisibleMemory.EnabledState property shall have a value of 2 (Enabled) when the visible  
318 memory that it represents is visible to the computer system to which it's scoped.

319 The CIM\_VisibleMemory.EnabledState property shall have a value of 3 (Disabled) when the visible  
320 memory, that it represents, is not visible to the computer system to which it's scoped.

#### 321 7.2.3 Representing Memory Size

322 The value of the CIM\_VisibleMemory.BlockSize and the CIM\_VisibleMemory.NumberOfBlocks properties  
323 shall represent the capacity of the memory region visible to the computer system.

324 The capacity, so represented, shall be the visible (or usable) capacity of the underlying memory extent.  
325 For example, memory controllers may support a mirroring feature which has the effect of cutting in half  
326 the capacity that is usable by the system. The NumberOfBlocks and BlockSize values shall always take  
327 into account (i.e. do not include) space utilized for replication, metadata or the like.

#### 328 7.2.4 CIM\_VisibleMemory.AccessGranularity

329 The CIM\_VisibleMemory.AccessGranularity property shall have a value of 1 (Block Addressable) when  
330 the modeled memory region is accessed as a block device. When the memory region is accessed using

331 load and store memory operations the value of CIM\_VisibleMemory.AccessGranularity shall be 2 (Byte  
332 Addressable). Vendor unique access mechanisms may be represented by values in the vendor reserved  
333 range of 32768..65535.

334 The default value for CIM\_VisibleMemory.AccessGranularity shall be 0 (Unknown).

### 335 **7.2.5 CIM\_VisibleMemory.Replication**

336 The CIM\_VisibleMemory.Replication property shall indicate whether the contents of the memory region  
337 are replicated. The default value for this property shall be 1 (Not Replicated). If the contents are  
338 replicated using resources on the local server the value used shall be 2 (Local Replication). If the  
339 replicated region exists on a different server (e.g. using RDMA or the like) the value shall be 3 (Remote  
340 Replication). Vendor specific replication mechanisms may be represented by values in the vendor  
341 reserved range of 32768..65535.

## 342 **7.3 Representing Topology**

343 Multi-processor systems are common. Often such systems use a Non-Uniform Memory Access (NUMA)  
344 configuration in which memory has an “affinity” to a specific processor. In such a system, memory can be  
345 accessed optimally by a processor to which it has an affinity; it is more costly (often drastically so) to  
346 access from other processors.

347 In addition to optimal and non-optimal access paths, the topology of memory devices within a system can  
348 limit the system’s configuration options. For example a given memory controller may support mirroring  
349 between memory address ranges of memory modules under its control. In this case it would be important  
350 to understand which memory modules are associated with specific memory controllers. A second  
351 example of the importance of topology involves memory interleaving. Memory controllers can enhance  
352 overall memory performance by interleaving capacity from multiple memory modules. In a NUMA system  
353 it could be advantageous to restrict interleaving to those memory modules with affinity to a specific  
354 processor. In this case it would be important to understand the affinity of memory modules for a given  
355 processor.

356 In a uniprocessor system all memory is accessed by a single processor. Conformant implementations  
357 include topology information in this degenerate case to minimize special cases for clients attempting to  
358 discover memory topology.

### 359 **7.3.1 CIM\_MemoryController**

360 There shall be at least one instance of CIM\_MemoryController.

361 An instance of CIM\_MemoryController shall be associated to an instance of CIM\_RawMemory, which  
362 represents raw memory that the memory controller can make available to the computer system, with an  
363 instance of CIM\_AssociatedMemory.

### 364 **7.3.2 CIM\_Processor**

365 There shall be at least one instance of CIM\_Processor, which represents a processor with access to  
366 managed memory regions. CIM\_Processor instances utilized in this way may be those created by an  
367 implementation of the CPU Profile. This is the preferred model. Optionally, CIM\_Processor instances  
368 may be created specifically for the Multi-type System Memory Profile.

369 The instance of CIM\_Processor shall be associated to the instance of CIM\_ComputerSystem, to which  
370 the memory is visible, with an instance of CIM\_SystemDevice.

### 371 **7.3.3 Representing Non-Uniform Memory Access Configurations**

372 The instances of CIM\_Processor shall be associated to one or more instances of CIM\_MemoryController  
373 with an instance of CIM\_ConcreteDependency.

374 The instances of CIM\_MemoryController shall be associated to one or more instances of  
375 CIM\_RawMemory with an instance of CIM\_AssociatedMemory.

376 This path from processor to memory controller to raw memory extent describes the NUMA affinity of a  
 377 given memory extent to a given processor.

378 Additionally, the CIM\_VisibleMemory.ProcessorAffinity property may optionally be used to indicate a  
 379 preferential relationship between a memory region and a processor. A NUMA relationship is an example  
 380 of such a preferential relationship. When a NUMA relationship exists between a memory region as  
 381 modeled by a CIM\_VisibleMemory instance and a processor given by CIM\_Processor the  
 382 CIM\_VisibleMemory.ProcessorAffinity property is conditionally set to the DeviceID of the processor  
 383 instance. When no affinity exists or this property is not used it shall be set to an empty string.

384 When a memory controller has an exclusive or preferential access relationship with a processor this  
 385 relationship may be represented by setting the CIM\_MemoryController.ProcessorAffinity property to the  
 386 DeviceID of the CIM\_Processor instance. When no such relationship exists or the property is not used  
 387 the CIM\_MemoryController.ProcessorAffinity property shall be set to an empty string.

388 **7.4 Representing Memory Configuration**

389 The Multi-type System Memory Profile models the static configuration of memory within a system. For  
 390 systems that support a configuration process which results in CIM\_VisibleMemory instances this profile  
 391 references the SNIA Memory Configuration Profile, specifically the MemoryAllocationSettings and  
 392 MemoryResources classes and the associations which link them to the Multi-type System Memory  
 393 Profile. See Annex B for more information.

394 **8 Methods**

395 This clause details the requirements for supporting intrinsic operations for the CIM elements defined by  
 396 this profile. No extrinsic methods are defined by this profile.

397 **8.1 CIM\_VisibleMemory**

398 Conformant implementations of this profile shall support the operations listed in Table 2 for  
 399 CIM\_VisibleMemory. Each operation shall be supported as defined in [DSP0200](#).

400 **Table 2 – Operations: CIM\_VisibleMemory**

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| Associators            | Mandatory   | None     |
| AssociatorNames        | Mandatory   | None     |
| References             | Mandatory   | None     |
| ReferenceNames         | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

401 **8.2 CIM\_RawMemory**

402 Conformant implementations of this profile shall support the operations listed in Table 3 for the  
 403 CIM\_RawMemory class. Each operation shall be supported as defined in [DSP0200](#).

404

**Table 3 – Operations: CIM\_RawMemory**

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| Associators            | Mandatory   | None     |
| AssociatorNames        | Mandatory   | None     |
| References             | Mandatory   | None     |
| ReferenceNames         | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

### 405 8.3 CIM\_MemoryController

406 Conformant implementations of this profile shall support the operations listed in Table 4 for the  
 407 CIM\_MemoryController class. Each operation shall be supported as defined in [DSP0200](#).

408

**Table 4 – Operations: CIM\_MemoryController**

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| Associators            | Mandatory   | None     |
| AssociatorNames        | Mandatory   | None     |
| References             | Mandatory   | None     |
| ReferenceNames         | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

### 409 8.4 CIM\_Processor

410 Conformant implementations of this profile shall support the operations listed in Table 5 for the  
 411 CIM\_memoryController class. Each operation shall be supported as defined in [DSP0200](#).

412

**Table 5 – Operations: CIM\_Processor**

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| Associators            | Mandatory   | None     |
| AssociatorNames        | Mandatory   | None     |
| References             | Mandatory   | None     |
| ReferenceNames         | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

### 413 8.5 CIM\_ConcreteDependency

414 Conformant implementations of this profile shall support the operations listed in Table 6 for the  
 415 CIM\_ConcreteDependency class. Each operation shall be supported as defined in [DSP0200](#).

416

**Table 6 – Operations: CIM\_ConcreteDependency**

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

417 **8.6 CIM\_AssociatedMemory**

418 Conformant implementations of this profile shall support the operations listed in Table 7 for the  
 419 CIM\_AssociatedMemory class. Each operation shall be supported as defined in [DSP0200](#).

420

**Table 7 – Operations: CIM\_AssociatedMemory**

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

421 **8.7 CIM\_BasedOn**

422 Conformant implementations of this profile shall support the operations listed in Table 8 for the  
 423 CIM\_BasedOn class. Each operation shall be supported as defined in [DSP0200](#).

424

**Table 8 – Operations: CIM\_BasedOn**

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |


425 **9 Use Cases**

426 This clause contains object diagrams and use cases for the *Multi-type System Memory Profile*.

427 **9.1 Advertising Profile Conformance**

428 Figure 9-1 shows how an instance of CIM\_RegisteredProfile is used to indicate the presence of a  
 429 conforming implementation of the *Multi-type System Memory Profile* and to identify instances of its central  
 430 class CIM\_VisibleMemory.






431

432

**Figure 9-1 – Registered Profile**

433 **9.2 Single Visible Memory Extent**

434 Figure 9-2 shows the simplest possible configuration with a single memory module (dimm1) contributing  
 435 its full capacity to a single memory extent (memory1).



436

437


**Figure 9-2 Single Visible Memory Extent**

438 **9.3 Two Visible Memory Extents**

439 Figure 9-3 models a system configuration in which memory modules and the memory controller support  
 440 configuring memory address ranges with unique quality of service characteristics. In this example a  
 441 single memory module has been configured so as to expose two `CIM_VisibleMemory` extents to the

442 system. The figure shows 1 extent as volatile and the other persistent; the quality of service between the  
 443 two extents is sufficiently different that one would likely manage and use the extents separately.

444 Exposing the relationship between CIM\_RawMemory and CIM\_VisibleMemory extents allows clients to  
 445 understand reliability and serviceability characteristics of each extent. Clients utilize the CIM\_BasedOn  
 446 association to determine the memory module(s) which host any given CIM\_VisibleMemory instance. The  
 447 position of any given memory module within the system is determined by following the  
 448 CIM\_AssociatedMemory association to the CIM\_MemoryController instance.




449

450 **Figure 9-3 – Distinct Visible Memory Extents Object Diagram**

451 **9.4 Uniform Memory Access Extents**

452 Figure 9-4 shows a system with a 2 processor UMA architecture. The `ProcessorAffinity` attribute of the  
 453 `CIM_VisibleMemory` instance is set to an empty string indicating no specific affinity. The  
 454 `CIM_RawMemory` instance is associated to a `CIM_MemoryController` which services memory accesses  
 455 from both `CIM_Processor` instances. The `CIM_MemoryController.ProcessorAffinity` attribute is also set to  
 456 the empty string indicating no affinity to a specific processor.



457  
458


**Figure 9-4 --UMA Configuration**

459 **9.5 Non-uniform Memory Access (NUMA) Extents**

460 Figure 9-5 shows the model for a multi-processor system with memory extents organized to support  
 461 NUMA. The CIM\_VisibleMemory.ProcessorAffinity property is set to indicate affinity consistent with the  
 462 results that can be achieved via association traversal (i.e. set to the DeviceID of the affiliated processor).  
 463 The CIM\_MemoryController.ProcessorAffinity is likewise set to the DeviceID of the processor it supports.

464

465 In a single processor system (essentially the left or right half of diagram 9-5 in isolation) processor affinity  
 466 is set to the identity of the only processor.



467

468

Figure 9-5 – NUMA Configuration Object Diagram

469 **9.6 Determine Persistent Memory Capacity**

470 Determining the capacity of memory with a given QoS is determined by enumerating the  
 471 CIM\_VisibleMemory instances with that QoS and examining the NumberOfBlocks and BlockSize  
 472 attributes. In figure 9-3 above there are two equally sized instances, one offers volatile memory, the other  
 473 persistent. Enumerating VisibleMemory instances and summing capacity for those with the Volatile  
 474 property set to FALSE would give the total memory capacity offering a persistent QoS. Similarly  
 475 summing the capacity of VisibleMemory instances whose Volatile property is set to TRUE would give the  
 476 total memory capacity offering a volatile QoS.

477 **9.7 Determine Total Installed Memory Capacity**

478 Total installed memory (in bytes) is calculated by enumerating RawMemory instances and summing the  
 479 product of NumberOfBlocks and BlockSize.

480 **9.8 Determine Capacity by Processor Affinity**

481 Capacity available to a given processor is determined by following the CIM\_ConcreteDependency  
 482 association to find CIM\_MemoryController instances and then following the AssociatedMemory  
 483 association to CIM\_RawMemory instances. Summing the NumberOfBlocks property for the  
 484 CIM\_RawMemory instances, so located, determines the total capacity with an affinity to the selected  
 485 processor. In figure 9-5, the total capacity with an affinity to the processor in socket 2 is determined by  
 486 summing the capacity of dimm3 and dimm4.

487 **9.9 Determine Processor Affinity for Visible Memory**

488 Determining whether a given CIM\_VisibleMemory instance (assuming the system has a NUMA  
 489 architecture as given in figure 9-5) has NUMA performance characteristics is determined by following the  
 490 CIM\_BasedOn association to the CIM\_RawMemory instances. From there, the CIM\_AssociatedMemory  
 491 association is used to verify that each instance of CIM\_RawMemory is controlled by a single processor.

492 Alternatively, the ProcessorAffinity property maybe sufficient to determine affinity for implementations that  
 493 utilize it.

## 494 10 CIM Elements

495 Table 9 shows the instances of CIM Elements for this profile. Instances of the following CIM Elements  
 496 shall be implemented as described in Table 9. Clauses 7 (“Implementation”) and 8 (“Methods”) may  
 497 impose additional requirements on these elements.

498 **Table 9 CIM Elements – Multi-type System Memory Profile**

| Element Name           | Requirement | Description                               |
|------------------------|-------------|---|
| CIM_RegisteredProfile  | Mandatory   | See subclause <a href="#">10.1</a>        |
| CIM_VisibleMemory      | Mandatory   | See subclause 10.2, <a href="#">7.2</a>   |
| CIM_RawMemory          | Mandatory   | See subclause 10.3, <a href="#">7.1</a>   |
| CIM_MemoryController   | Mandatory   | See subclause 10.4, <a href="#">7.3.1</a> |
| CIM_Processor          | Mandatory   | See subclause 10.5, <a href="#">7.3.2</a> |
| CIM_ConcreteDependency | Mandatory   | See subclause <a href="#">10.6</a> .      |
| CIM_SystemDevice       | Mandatory   | See subclause <a href="#">10.7</a>        |
| CIM_AssociatedMemory   | Mandatory   | See subclause <a href="#">10.8</a>        |
| CIM_BasedOn            | Mandatory   | See subclause <a href="#">10.9</a>        |

### 499 10.1 CIM\_RegisteredProfile

500 CIM\_RegisteredProfile identifies the *Multi-type System Memory Profile* in order for a client to determine  
 501 whether an instance of CIM\_VisibleMemory is conformant with this profile. The CIM\_RegisteredProfile  
 502 class is defined by the [Profile Registration Profile](#). With the exception of the mandatory values specified  
 503 for the properties below, the behavior of the CIM\_RegisteredProfile instance is per the [Profile Registration](#)  
 504 [Profile](#). Table 10 contains the requirements for elements of this class.

505 **Table 10 – Class: CIM\_RegisteredProfile**

| Elements               | Requirement | Notes   |
|------------------------|-------------|---|
| RegisteredName         | Mandatory   | This property shall have a value of "Multi-type System Memory". |
| RegisteredVersion      | Mandatory   | This property shall have a value of "1.0.0".                    |
| RegisteredOrganization | Mandatory   | This property shall have a value of 2 (DMTF).                   |

506 **10.2 CIM\_VisibleMemory**

507 The CIM\_VisibleMemory class represents memory configured with a given set of QoS attributes.  
 508 Conformant implementations support attributes as given below.

509 **Table 11 – Class: CIM\_VisibleMemory**

| Elements                | Requirement | Notes  |
|-------------------------|-------------|--|
| CreationClassName       | Mandatory   | <b>Key</b>   |
| DeviceID                | Mandatory   | <b>Key</b>   |
| SystemCreationClassName | Mandatory   | <b>Key</b>   |
| SystemName              | Mandatory   | <b>Key</b>   |
| Primordial              | Mandatory   | <b>False</b>   |
| BlockSize               | Mandatory   | Number of bytes per block. See subclause <a href="#">7.2.3</a>                         |
| NumberOfBlocks          | Mandatory   | Block count; multiply by BlockSize to get bytes. See subclause <a href="#">7.2.3</a> . |
| OperationalStatus       | Mandatory   | None   |
| HealthState             | Mandatory   | See subclause <a href="#">7.2.1</a>  |
| EnabledState            | Mandatory   | See subclause <a href="#">7.2.2</a>  |
| Volatile                | Optional    | None   |
| AccessGranularity       | Optional    | Access type. See subclause <a href="#">7.2.4</a>                                       |
| ProcessorAffinity       | Optional    | Affiliated processor. See subclause <a href="#">7.3.3</a>                              |
| Replication             | Optional    | Data replication. See subclause <a href="#">7.2.5</a>                                  |

510 **10.3 CIM\_RawMemory**

511 The CIM\_RawMemory class represents of the capacity of a given physical memory module. Conformant  
 512 implementations support attributes as given below.

513 **Table 12 – Class: CIM\_RawMemory**

| Elements                | Requirement | Notes  |
|-------------------------|-------------|--|
| CreationClassName       | Mandatory   | <b>Key</b>                                       |
| DeviceID                | Mandatory   | <b>Key</b>                                       |
| SystemCreationClassName | Mandatory   | <b>Key</b>                                       |
| SystemName              | Mandatory   | <b>Key</b>                                       |
| Primordial              | Mandatory   | True   |
| BlockSize               | Mandatory   | Number of bytes per block                        |
| NumberOfBlocks          | Mandatory   | Block count; multiply by BlockSize to get bytes. |
| OperationalStatus       | Mandatory   | None   |
| HealthState             | Mandatory   | None   |

514 **10.4 CIM\_MemoryController**

515 The CIM\_MemoryController class represents the controller for one or more raw memory regions.  
 516 Memory controller modeling is included in this profile to provide an understanding of the system memory  
 517 topology. Conformant implementations support attributes as given below.

**Table 13 – Class: CIM\_MemoryController**

| Elements                | Requirement | Notes   |
|-------------------------|-------------|---|
| CreationClassName       | Mandatory   | <b>Key</b>  |
| DeviceID                | Mandatory   | <b>Key</b>  |
| SystemCreationClassName | Mandatory   | <b>Key</b>  |
| SystemName              | Mandatory   | <b>Key</b>  |
| ProtocolSupported       | Optional    | Identify controller protocol, e.g. DDR3                 |
| ProcessorAffinity       | Optional    | Processor affinity. See subclause <a href="#">7.3.3</a> |

## 519 10.5 CIM\_Processor

520 The CIM\_Processor class models a processor with access to a visible memory region. This usage of  
 521 CIM\_Processor includes only those properties useful in identifying a processor instance. When  
 522 implementing both Multi-type System Memory and the CPU Profiles, Multi-type System Memory profile  
 523 can refer to instances created in accordance with the CPU Profile. When only the Multi-type System  
 524 Memory profile is implemented the more limited version given below is used. This class is mandatory to  
 525 remove any ambiguity as to the NUMA/UMA nature of the memory architecture. Conformant  
 526 implementations support attributes as given below.

527

**Table 14 – Class: CIM\_Processor**

| Elements                | Requirement | Notes  |
|-------------------------|-------------|--|
| CreationClassName       | Mandatory   | <b>Key</b>   |
| DeviceID                | Mandatory   | <b>Key</b>   |
| SystemCreationClassName | Mandatory   | <b>Key</b>   |
| SystemName              | Mandatory   | <b>Key</b>   |
| Family                  | Optional    | This property supported if it can be used to determine processor support for specific memory management features.  |
| OtherFamilyDescription  | Conditional | Used if Family value is "1".   |
| Stepping                | Optional    | This property supported if it can be used to determine processor support for specific memory management features.  |
| OtherIdentifyingInfo    | Optional    | This property supported if it can be used to determine processor support for specific memory management features. Recommended values: Processor Type, Processor Model, and Processor Manufacturer. |
| IdentifyingDescriptions | Conditional | If OtherIdentifyingInfo is used.   |

## 528 10.6 CIM\_ConcreteDependency

529 The CIM\_ConcreteDependency association is used to relate an instance of CIM\_MemoryController to a  
 530 CIM\_Processor instance. Table 15 contains the requirements for elements of this class.

531

**Table 15 – Class: CIM\_ConcreteDependency**

| Elements   | Requirement | Notes   |
|------------|-------------|---|
| Antecedent | Mandatory   | This property shall be a reference to an instance of the CIM_Processor class.<br>Cardinality is "1..*".                               |
| Dependency | Mandatory   | This property shall be a reference to an instance of a concrete subclass of the CIM_MemoryController class.<br>Cardinality is "1..*". |

532 **10.7 CIM\_SystemDevice**

533 **10.7.1 Relating CIM\_Processor to CIM\_ComputerSystem**

534 CIM\_SystemDevice association is used to relate an instance of CIM\_Processor with an instance of  
535 CIM\_ComputerSystem. Table 16 contains the requirements for elements of this class.

536

**Table 16 – Class: CIM\_SystemDevice –use 1**

| Elements       | Requirement | Notes   |
|----------------|-------------|---|
| GroupComponent | Mandatory   | This property shall be a reference to an instance of CIM_ComputerSystem.<br>Cardinality is "1". |
| PartComponent  | Mandatory   | This property shall be a reference to an instance of CIM_Processor.<br>Cardinality is "1..*".   |

537 **10.7.2 Relating CIM\_VisibleMemory to CIM\_ComputerSystem**

538 CIM\_SystemDevice association is used to relate an instance of CIM\_VisibleMemory with an instance of  
539 CIM\_ComputerSystem. Table 16 contains the requirements for elements of this class.

540

**Table 17 – Class: CIM\_SystemDevice –use 2**

| Elements       | Requirement | Notes   |
|----------------|-------------|---|
| GroupComponent | Mandatory   | This property shall be a reference to an instance of CIM_ComputerSystem.<br>Cardinality is "1".   |
| PartComponent  | Mandatory   | This property shall be a reference to an instance of CIM_VisibleMemory.<br>Cardinality is "1..*". |



541 **10.8 CIM\_AssociatedMemory**

542 The CIM\_AssociatedMemory association is used to relate the CIM\_MemoryController instance to the  
543 CIM\_RawMemory instance to which it applies. Table 18 contains the requirements for elements of this  
544 class.

545 **Table 18 – Class: CIM\_AssociatedMemory**

| Elements   | Requirement | Notes  |
|------------|-------------|--|
| Antecedent | Mandatory   | This property shall be a reference to an instance of the CIM_RawMemory class.<br>Cardinality is "1..*".        |
| Dependent  | Mandatory   | This property shall be a reference to an instance of the CIM_MemoryController class.<br>Cardinality is "1..*". |

546 **10.9 CIM\_BasedOn**

547 The CIM\_BasedOn association is used to relate the CIM\_VisibleMemory to the CIM\_RawMemory on  
548 which it is hosted. Table 19 contains the requirements for elements of this class.

549 **Table 19 – Class: CIM\_BasedOn**

| Elements   | Requirement | Notes  |
|------------|-------------|--|
| Antecedent | Mandatory   | This property shall be a reference to an instance of the CIM_RawMemory class.<br>Cardinality is "1". |
| Dependent  | Mandatory   | This property shall be a reference to an instance of the CIM_VisibleMemory.<br>Cardinality is "1".   |

550  
551  
552  
553

**ANNEX A**  
**(informative)**  
**Change Log**

| <b>Version</b> | <b>Date</b> | <b>Description</b> |
|----------------|-------------|--------------------|
| 1.0.0a         | 9/29/2014   | Draft Standard     |
|                |             |                    |
|                |             |                    |
|                |             |                    |
|                |             |                    |

### SNIA Memory Configuration Profile

556 This profile, the Multi-type System Memory Profile is being pursued with the DMTF while a closely related  
 557 profile tentatively named the *Memory Configuration Profile* is being pursued with SNIA. Since memory  
 558 management has been the purview of the DMTF it was felt that the static view defined by the Multi-type  
 559 System Memory Profile was best pursued with the DMTF as a follow-on to the existing System Memory  
 560 Profile. The management of memory configuration is being pursued with SNIA for similar reasons, its  
 561 similarity to existing SNIA profiles and the blurring of the typical roles played by memory and storage.  
 562 Indeed, the primary motivation for updating memory management profiles at this time is the recent  
 563 introduction of non-volatile memory technologies that use typical memory form factors (e.g. DIMM) and  
 564 typical memory interconnects (e.g. DDR3) but have features/characteristics usually associated with  
 565 storage.

566 The SNIA Memory Configuration Profile is conceived as building upon the Multi-type System Memory  
 567 Profile. As such its detailed definition is trailing the definition provided in this document. That said, some  
 568 high-level definition has occurred and may be useful in putting the Multi-type System Memory Profile in  
 569 context. Figure B-1 below identifies key classes in the Memory Configuration Profile focusing on those  
 570 that associate with Multi-type System Memory Profile classes.




Figure B-1 Memory Configuration Profile

- **ComputerSystem** –from the referencing profile

- **VisibleMemory** –the central class of the Multi-type System Memory Profile. A system visible memory resource.

- **RawMemory** –referenced from the Multi-type System Memory Profile, a primordial memory extent associated with a specific memory module.

- **MemoryAllocationSettings** –the settings provided during the provisioning process that resulted in a given VisibleMemory instance. Also used as input to the provisioning extrinsic method.

- **MemoryAllocationService** –provides extrinsic methods for memory configuration. These methods result in the allocation or return of resources to the MemoryResources pool and the creation or destruction of VisibleMemory instances.

- 583 • **MemoryConfigurationCapabilities** –describes the supported extrinsic method support available  
584 from the MemoryAllocationService.
- 585 • **MemoryCapabilities** –describes the configurable features of the resources aggregated under the  
586 MemoryResources pool.