

Document Identifier: DSP0233	3
Date: 2024-03-25	4
Version: 1.0.1	5

- 6 Management Component Transport Protocol
- 7 (MCTP) I3C Transport Binding Specification

8 Supersedes: 1.0.0

1

- 9 **Document Class: Normative**
- 10 Document Status: Published
- 11 Document Language: en-US

#### 12 Copyright Notice

13 Copyright © 2021, 2024 DMTF. All rights reserved.

DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems management and interoperability. Members and non-members may reproduce DMTF specifications and documents, provided that correct attribution is given. As DMTF specifications may be revised from time to time, the particular version and release date should always be noted.

18 Implementation of certain elements of this standard or proposed standard may be subject to third-party 19 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations 20 to users of the standard as to the existence of such rights and is not responsible to recognize, disclose, or 21 identify any or all such third-party patent right owners or claimants, nor for any incomplete or inaccurate 22 identification or disclosure of such rights, owners, or claimants. DMTF shall have no liability to any party, 23 in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, disclose, or 24 identify any such third-party patent rights, or for such party's reliance on the standard or incorporation 25 thereof in its products, protocols, or testing procedures. DMTF shall have no liability to any party 26 implementing such standards, whether such implementation is foreseeable or not, nor to any patent 27 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is withdrawn or modified after publication, and shall be indemnified and held harmless by any party 28 29 implementing the standard from any and all claims of infringement by a patent owner for such

30 implementations.

31 For information about patents held by third-parties which have notified DMTF that, in their opinion, such

- 32 patents may relate to or impact implementations of DMTF standards, visit
- 33 <u>https://www.dmtf.org/about/policies/disclosures</u>.

34 PCI-SIG, PCIe, and the PCI HOT PLUG design mark are registered trademarks or service marks of PCI-

35 SIG. I3C is a registered service mark of MIPI Alliance, Inc.

36 All other marks and brands are the property of their respective owners.

37 This document's normative language is English. Translation into other languages is permitted.

## CONTENTS

39	Fore	word .		. 5
40	Intro	ductio	n	. 7
41	1	Scope	3	. 8
42	2	Norm	ative references	. 8
43	3	Terms	s and definitions	. 8
44	4	Conve	entions	12
45		4.1	Reserved and unassigned values	12
46		4.2	Byte ordering	12
47	5	MCTF	over I3C transport	12
48		5.1	MCTP use with I3C	12
49			5.1.1 I3C bus physical topology	12
50			5.1.2 I3C communication logical topology and MCTP packet bridging	13
51			5.1.3 MCTP Bus Owner for I3C bus	14
52		5.2	MCTP packet encapsulation	15
53			5.2.1 MCTP packet encapsulation: I3C Controller to I3C Target	15
54 55		F 2	5.2.2 MCTP packet encapsulation: I3C Target to I3C Controller	17
55 56		5.3	Error detection and handling mechanisms	22
57			5.3.1 MCTP data packets	22 23
58			5.3.2 "Stuck SDA" condition handling	25
59		5.4	MCTP support and capabilities discovery	25
60		•••	5.4.1 Initialization and discovery flow	25
61			5.4.2 Transmission unit sizes	27
62		5.5	Supported media	28
63		5.6	Physical address format for MCTP control messages	28
64		5.7	Get endpoint ID medium-specific information	29
65		5.8	MCTP packet and control message timing requirements	29
66	ANN	IEX A	(informative) Notation	32
67	ANN	IEX B	(informative) Change log	33
68				

# 69 Figures

70	Figure 1 – Physical topology of I3C bus	
71	Figure 2 – Logical topology of MCTP over I3C communication	
72	Figure 3 – Sample I3C Target as MCTP Bus Owner & bridge	15
73	Figure 4 – MCTP over I3C packet transfer format: I3C Controller to I3C Target	
74	Figure 5 – MCTP over I3C packet transfer sequence: I3C Target to I3C Controller	
75	Figure 6 – MCTP over I3C packet transfer format: I3C Target to I3C Controller	
76	Figure 7 – Sample I3C dynamic address assignment flow and MCTP discovery	

# 78 **Tables**

79	Table 1 – MCTP packet transfer field descriptions	. 16
80	Table 2 – IBI pending read notification field descriptions	. 19
81	Table 3 – MCTP packet transfer field descriptions	. 20
82	Table 4 – Recommended behaviors for robust CCCs	. 23
83	Table 5 – Physical address format	. 28
84	Table 6 – Medium-specific information	. 29
85	Table 7 – Timing specifications for MCTP data packets on I3C	. 29
86	Table 8 – Timing specifications for MCTP control messages on I3C	. 30
87		

## Foreword

89 The Management Component Transport Protocol (MCTP) I3C Transport Binding Specification (DSP0233)

- was prepared by the DMTF PMCI Working Group in close cooperation with the MIPI Alliance I3C Working
   Group.
- DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
   management and interoperability.
- 94 MIPI Alliance is a collaborative global organization serving industries that develop mobile and mobile-
- 95 influenced devices. The focus of the organization is to design and promote hardware and software
- 96 interfaces that simplify the integration of components built into a device, from the antenna and modem to
- 97 peripherals and the application processor.
- 98 This version supersedes version 1.0.0. For a list of changes, see the change log in ANNEX B.

#### 99 Acknowledgments

- 100 DMTF acknowledges the following individuals for their contributions to this document:
- 101 Editors:
- Janusz Jurski Intel Corporation
- 103 Myron Loewen Solidigm
- Amit K. Srivastava Intel Corporation
- 105 DMTF Contributors:
- 106 Patrick Caporale Lenovo
- Yuval Itkin NVIDIA Corporation
- John Leung Intel Corporation
- Eliel Louzoun Intel Corporation
- Balaji Natrajan Microchip Technology Inc.
- Edward Newman Hewlett Packard Enterprise
- Jim Panian Qualcomm Incorporated
- William Scherer III Hewlett Packard Enterprise
- Hemal Shah Broadcom Inc
- Bob Stevens Dell Inc.
- 116 Johan Van De Groenendaal Intel Corporation
- 117 MIPI Contributors:
- Guruprasad Ardhanari Intel Corporation
- Jerry Backer Intel Corporation
- Rajesh Bhaskar Intel Corporation
- Enrico D. Carrieri Intel Corporation
- Anamitra Chakrabarti Synopsys, Inc.
- Kelly J. Couch Intel Corporation
- Kenneth P. Foust Intel Corporation
- Chris Grigg MIPI Alliance (Team)
- David Harriman Intel Corporation
- Prakash Iyer Intel Corporation
- Paul Kimelman NXP Semiconductors
- 129 Łukasz Łanecki Intel Corporation

- 130 Richard Marian Thomaiyar Intel Corporation
- 131 Tim E. McKee Intel Corporation
- 132 Mariusz Oriol Intel Corporation
- 133 Ankit Rohatgi MIPI Alliance (Team)
- 134 Matthew Schnoor Intel Corporation
- 135 Eyuel Zewdu Teferi STMicroelectronics
- George Vergis Intel Corporation

## Introduction

138 The Management Component Transport Protocol (MCTP) over I3C transport binding defines a transport 139 binding for facilitating communication between platform management subsystem components (e.g.,

140 management controllers, managed devices) over I3C.

141 The <u>Management Component Transport Protocol (MCTP) Base Specification</u> describes the protocol and

142 commands used for communication within and initialization of an MCTP network. The MCTP over I3C

transport binding definition in this specification includes a packet format, physical address format,

144 message routing, and discovery mechanisms for MCTP over I3C communications.

## 145 **1 Scope**

This document provides the specifications for the Management Component Transport Protocol (MCTP)transport binding for I3C.

## 148 **2** Normative references

- 149 The following referenced documents are indispensable for the application of this document. For dated or
- 150 versioned references, only the edition cited (including any corrigenda or DMTF update versions) applies.
- 151 For references without a date or version, the latest published edition of the referenced document
- 152 (including any corrigenda or DMTF update versions) applies.
- DMTF, DSP0236, Management Component Transport Protocol (MCTP) Base Specification 1.3,
   <u>https://www.dmtf.org/dsp/DSP0236</u>
- 155 DMTF, DSP0239, *Management Component Transport Protocol (MCTP) IDs and Codes 1.8*, 156 https://www.dmtf.org/dsp/DSP0239
- ISO/IEC Directives, Part 2, Principles and rules for the structure and drafting of ISO and IEC documents,
   https://www.iso.org/sites/directives/current/part2/index.xhtml
- 159 Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit Basic, Version 1.0,
- 160 https://www.mipi.org/specifications/i3c-sensor-specification
- 161 Note: this specification relies on version 1.0 of the referenced document, but implementers are
- 162 encouraged to follow the latest published version.
- 163 MIPI Mandatory Data Byte (MDB) Values Table,
- 164 <u>https://www.mipi.org/MIPI\_I3C\_mandatory\_data\_byte\_values\_public</u>
- 165 MIPI Device Characteristics Register (DCR) Assignments,
- 166 <u>https://www.mipi.org/MIPI\_I3C\_device\_characteristics\_register</u>
- 167 *MIPI I3C <sup>SM</sup> Host Controller Interface <sup>SM</sup> v1.0 Specification*, MIPI, April 2018,
- 168 https://www.mipi.org/specifications/i3c-hci
- 169 Note: this specification relies on version 1.0 of the referenced document but implementers are
- 170 encouraged to follow the latest published version
- 171 System Management Bus (SMBus) Specification v2.0, SBS Implementers Forum, SMBus, August 2000,
- 172 http://www.smbus.org/specs/smbus20.pdf
- 173 Note: this specification relies on version 2.0 of the referenced document, but implementers are
- 174 encouraged to follow the latest published version.

## **Terms and definitions**

- 176 In this document, some terms have a specific meaning beyond the normal English meaning. Those terms177 are defined in this clause.
- 178 The terms "shall" ("required"), "shall not", "should" ("recommended"), "should not" ("not recommended"),
- 179 "may", "need not" ("not required"), "can" and "cannot" in this document are to be interpreted as described
- 180 in ISO/IEC Directives, Part 2, Clause 7. The terms in parentheses are alternatives for the preceding term,
- 181 for use in exceptional cases when the preceding term cannot be used for linguistic reasons. Note that
- 182 <u>ISO/IEC Directives, Part 2</u>, Clause 7 specifies additional alternatives. Occurrences of such additional
   183 alternatives shall be interpreted in their normal English meaning.
- 184 The terms "clause", "subclause", "paragraph", and "annex" in this document are to be interpreted as 185 described in ISO/IEC Directives, Part 2, Clause 6.

#### DSP0233

- 186 The terms "normative" and "informative" in this document are to be interpreted as described in <u>ISO/IEC</u>
- 187 <u>Directives, Part 2</u>, Clause 3. In this document, clauses, subclauses, or annexes labeled "(informative)" do
   188 not contain normative content. Notes and examples are always informative elements.
- 189 Refer to <u>Management Component Transport Protocol (MCTP) Base Specification</u> for the terms and
   190 definitions that are used across the MCTP specifications.
- 191 For the purposes of this document, the following terms and definitions apply.
- 192 **3.1**
- 193 Address Resolution Protocol
- 194 **ARP**
- 195 refers to the procedure used to dynamically determine the addresses of devices on a shared 196 communication medium
- 197 **3.2**
- 198 **ACK**
- 199 Acknowledge
- 200 **3.3**
- 201 BCR
- Bus Characteristics Register see <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit Basic</u>
   for more information
- 204 **3.4**
- 205 **BMC**
- 206 Baseboard management controller
- 207 **3.5**
- 208 CCC
- 209 Common Command Code see <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit Basic</u>
   210 for more information
- 210 for more inform
- 211 **3.6**
- 212 **Destination Device**
- 213 Device receiving the MCTP packet over I3C bus
- 214 **3.7**
- 215 **EEPROM**
- 216 Electrically Erasable Programmable Read-Only Memory
- 217 **3.8**
- 218 EID
- 219 Endpoint identifier
- 220 **3.9**
- 221 HCI
- 222 Host Controller Interface
- 223 **3.10**
- 224 Hot-Join
- Joining the Bus after it is already started see Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated
- 226 <u>*Circuit Basic*</u> for more information

<ul> <li>3.12</li> <li>I3C Master / I3C Controller / Primary</li> <li>The "I3C Master" and "I3C Controller" terms are equivalent – the original revision of <i>Specification for I3C</i> <i>Basic<sup>3M</sup>, Improved Inter Integrated Circuit – Basic</i> defined the "I3C Master" term while the updated MIPI specification revisions used the "I3C Controller" term; the initial revision of this specification sometimes also used the term "Primary" when referring to the "I3C Controller" or "I3C Master"</li> <li>3.13</li> <li>I3C Slave / I3C Target / Secondary</li> <li>The "I3C Slave" and "I3C Target" terms are equivalent – the original revision of <i>Specification for I3C</i> <i>Basic<sup>3M</sup>, Improved Inter. Integrated Circuit – Basic</i> defined the "I3C Slave" term while the updated MIPI specification revisions used the "I3C Target" term; the initial revision of <i>Specification for I3C</i> <i>Basic<sup>3M</sup>, Improved Inter. Integrated Circuit – Basic</i> defined the "I3C Slave" term while the updated MIPI specification revisions used the "I3C Target" term; the initial revision of this specification sometimes also used the term "Secondary" when referring to the "I3C Target" or "I3C Slave"</li> <li>3.14</li> <li>IBI</li> <li>In-Band Interrupt – see <i>Specification for I3C Basic<sup>5M</sup>, Improved Inter Integrated Circuit – Basic</i> for more information</li> <li>3.16</li> <li>MCTP</li> <li>Management Component Transport Protocol</li> <li>3.17</li> <li>MDB</li> <li>Mandatory Data Byte</li> <li>3.19</li> <li>megahertz</li> <li>3.20</li> <li>ms</li> <li>millisecond</li> <li>3.21</li> </ul>	227 228 229 230	<b>3.11</b> <b>I3C</b> Improved Inter-Integrated Circuit – see <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit –</u> <u>Basic</u> for more information
<ul> <li>3.13</li> <li>ISC Slave / ISC Target / Secondary</li> <li>The "ISC Slave" and "ISC Target" terms are equivalent – the original revision of <i>Specification for ISC</i>. <i>Basic<sup>44</sup>. Improved Inter Integrated Circuit – Basic</i> defined the "ISC Slave" term while the updated MIPI specification revisions used the "ISC Target" term, the initial revision of this specification sometimes also used the term "Secondary" when referring to the "ISC Target" or "ISC Slave"</li> <li>3.14</li> <li>IBI</li> <li>In-Band Interrupt – see <i>Specification for ISC Basic<sup>5M</sup>, Improved Inter Integrated Circuit – Basic</i> for more information</li> <li>3.15</li> <li>max</li> <li>max</li> <li>anax</li> <li>anax</li> <li>ana</li> <li>ana</li> <li>3.16</li> <li>MCTP</li> <li>Management Component Transport Protocol</li> <li>3.17</li> <li>MDB</li> <li>MDB</li> <li>MDB</li> <li>3.18</li> <li>megahertz</li> <li>3.19</li> <li>minimum</li> <li>3.20</li> <li>ms</li> <li>a.21</li> <li>MSB</li> </ul>	231 232 233 234 235 236	<b>3.12</b> <b>I3C Master / I3C Controller / Primary</b> The "I3C Master" and "I3C Controller" terms are equivalent – the original revision of <u>Specification for I3C</u> <u>Basic<sup>SM</sup>, Improved Inter Integrated Circuit – Basic</u> defined the "I3C Master" term while the updated MIPI specification revisions used the "I3C Controller" term; the initial revision of this specification sometimes also used the term "Primary" when referring to the "I3C Controller" or "I3C Master"
243       3.14         244       IBI         245       In-Band Interrupt - see Specification for I3C Basic <sup>SM</sup> , Improved Inter Integrated Circuit - Basic for more information         247       3.15         248       max         249       maximum         250       3.16         251       MCTP         252       Management Component Transport Protocol         253       3.17         254       MDB         255       Mandatory Data Byte         256       3.18         257       MHz         258       regahertz         259       3.19         261       min         262       3.20         263       mailisecond         264       milisecond	237 238 239 240 241 242	<b>3.13</b> <b>I3C Slave / I3C Target / Secondary</b> The "I3C Slave" and "I3C Target" terms are equivalent – the original revision of <u>Specification for I3C</u> <u>Basic<sup>SM</sup>, Improved Inter Integrated Circuit – Basic</u> defined the "I3C Slave" term while the updated MIPI specification revisions used the "I3C Target" term; the initial revision of this specification sometimes also used the term "Secondary" when referring to the "I3C Target" or "I3C Slave"
<ul> <li>3.15</li> <li>max</li> <li>maxinum</li> <li>3.16</li> <li>MCTP</li> <li>Management Component Transport Protocol</li> <li>3.17</li> <li>MDB</li> <li>Mother</li> <li>Mandatory Data Byte</li> <li>MHz</li> <li>megahertz</li> <li>min</li> <li>a.19</li> <li>min</li> <li>a.10</li> <li>minum</li> <li>a.10</li> <li>minum</li> <li>a.11</li> <li>a.12</li> <li>a.12</li> <li>milisecond</li> <li>a.12</li> <li>a.11</li> <li>a.12</li> <li>a.12</li> <li>a.12</li> <li>a.14</li> <li>a.15</li> <li>a.15</li> <li>a.15</li> <li>a.16</li> <li>a.17</li> <li>a.18</li> <li>a.19</li> <li>a.19</li> <li>a.10</li> <li>a.10</li> <li>a.11</li> <li>a.12</li> <li>a.12</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.15</li> <li>a.15</li> <li>a.16</li> <li>a.17</li> <li>a.18</li> <li>a.19</li> <li>a.19</li> <li>a.19</li> <li>a.19</li> <li>a.19</li> <li>a.19</li> <li>a.19</li> <li>a.19</li> <li>a.19</li> <li>a.11</li> <li>a.12</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.15</li> <li>a.15</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li>a.14</li> <li>a.15</li> <li>a.14</li> <li></li></ul>	243 244 245 246	<b>3.14</b> <b>IBI</b> In-Band Interrupt – see <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit – Basic</u> for more information
2503.16 MCTP252Management Component Transport Protocol2533.17 MDB254MDB255Mandatory Data Byte2563.18 MHz257MHz258megahertz2593.19 min261minimum2623.20 ms263ms2643.21 MBS	247 248 249	3.15 max maximum
2533.17 MDB254Mandatory Data Byte255J.18 MHz2563.18 MHz258megahertz2593.19 min261minimum2623.20 ms263ms264milisecond2653.21 MSB	250 251 252	3.16 MCTP Management Component Transport Protocol
<ul> <li>3.18</li> <li>MHz</li> <li>megahertz</li> <li>3.19</li> <li>min</li> <li>min</li> <li>minum</li> <li>3.20</li> <li>ms</li> <li>asi</li> <li>3.21</li> <li>MSB</li> </ul>	253 254 255	3.17 MDB Mandatory Data Byte
<ul> <li>3.19</li> <li>min</li> <li>minimum</li> <li>3.20</li> <li>ms</li> <li>milisecond</li> <li>3.21</li> <li>MSB</li> </ul>	256 257 258	3.18 MHz megahertz
<ul> <li>262 3.20</li> <li>263 ms</li> <li>264 millisecond</li> <li>265 3.21</li> <li>266 MSB</li> </ul>	259 260 261	3.19 min minimum
265 <b>3.21</b> 266 <b>MSB</b>	262 263 264	3.20 ms millisecond
267 most significant byte	265 266 267	3.21 MSB most significant byte

268 269	3.22 MTU
270	Maximum Transmission Unit
271 272	3.23 NACK
273	not acknowledge
274 275 276	3.24 PCI
270	
277 278	3.25 BCIde®
279	PCI Express™
280	3.26
281 282	PEC packet error code
283	3.27
284	PMCI
285	Platform Management Component Intercommunications
286	3.28
287	SCL
288	serial clock
289	3.29
290	SDA
291	serial data
292	3.30
293	sec
294	second
295	3.31
296	SMBus
297	System Management Bus
298	3.32
299	Source Device
300	Device sending the MCTP packet over 130 bus
301 302	3.33 T-bit
303 304	Transition bit – see <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit – Basic</u> for more information
305	3.34
306	
307	unique device identifier

## 308 4 Conventions

309 The conventions described in the following clauses apply to this specification.

#### 310 4.1 Reserved and unassigned values

- Unless otherwise specified, any reserved, unspecified, or unassigned values in enumerations or othernumeric ranges are reserved for future definition by DMTF.
- Unless otherwise specified, numeric or bit fields that are designated as reserved shall be written as 0
   (zero) and ignored when read.

## 315 4.2 Byte ordering

316 Unless otherwise specified, byte ordering of multi-byte numeric fields or bit fields is "Big Endian" (that is, 317 the lower byte offset holds the most significant byte, and higher offsets hold lesser significant bytes).

## 318 **5 MCTP over I3C transport**

- 319 The MCTP over I3C transport binding defines how MCTP packets are delivered over a physical I3C
- 320 medium using I3C transfers. See <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit Basic</u>
- 321 for complete details about I3C requirements, including the electrical layer. This specification defines
- 322 additional requirements and supersedes the <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated</u>
- 323 <u>*Circuit Basic*</u> in any cases when there are differences.
- 324 This binding specification has been designed to be able to share the same bus with devices
- 325 communicating using other I3C protocols (e.g., MIPI Debug for  $I3C^{SM}$  see clause 5.4.1) and compatible 326 SMBus/I2C devices (e.g., EEPROM). Interactions with such devices or protocols are out of scope for this 327 specification.

## 328 5.1 MCTP use with I3C

#### 329 **5.1.1 I3C bus physical topology**

The physical topology of the I3C bus is presented in Figure 1. There is a single device that plays the role

of the I3C Controller (typically it is a Management Controller, Embedded Controller, etc.) and there may

be multiple I3C Targets sharing the same I3C bus. <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter</u>
 Integrated Circuit – Basic defines the Secondary Controller but that is not required for implementing

334 MCTP and is out of scope for this specification.





#### Figure 1 – Physical topology of I3C bus

337

## **5.1.2 I3C communication logical topology and MCTP packet bridging**

339 The topology of the logical communication paths is shown in Figure 2. The I3C Controller can

340 communicate to any of the I3C Targets. Each I3C Target can communicate with the I3C Controller only.

341 Any communications between I3C Targets are implemented by MCTP bridge functionality in the I3C

342 Controller, according to the <u>Management Component Transport Protocol (MCTP) Base Specification</u>.

343 Unlike typical MCTP bridges that transfer data to another port, this data may be retransmitted to the same

- 344 port. When forwarding, the physical addressing and PEC gets changed by the bridge to match the
- 345 requirements of the destination bus.



346 347

## Figure 2 – Logical topology of MCTP over I3C communication

348 Note that the <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit – Basic</u> has its own concept

of an I3C bridge device and it requires that I3C bridges implement certain functionality and report their capability using BCR[4] flag. MCTP bridges are a different concept from I3C bridges.

There is no relationship between the physical layer I3C addresses and the transport protocol layer MCTP EIDs. I3C addresses are assigned by the I3C Controller, while MCTP EIDs are assigned by the MCTP Bus Owner. These two functions are logically independent but they may be collocated.

## 354 5.1.3 MCTP Bus Owner for I3C bus<sup>1</sup>

As defined in <u>Management Component Transport Protocol (MCTP) Base Specification</u>, MCTP Bus Owner device is responsible for MCTP endpoints discovery and managing MCTP EID assignments. EID assignment requires physical addressing to be used (with EID = 0, i.e., Null Destination EID or Null Source EID). On the I3C bus, direct communication can only happen with the I3C Controller either as a source or a destination, as described in the previous clause.

- 360 There may be multiple logical MCTP buses overlaid on a single I3C physical bus:
- Preferably, the I3C Controller is the MCTP Bus Owner. It can discover all the I3C Targets and fulfil the MCTP Bus Owner role for the whole I3C bus (see clause 5.4.1 for the flow details).
- Additionally, an I3C Target can be an MCTP Bus Owner but only for the connection between it and the I3C Controller (see clause 5.4.1 for the flow details as well). Other I3C Target devices on the I3C bus are not directly reachable by the I3C Target. I3C Target acting as an MCTP Bus Owner enables it to act as an MCTP bridge from another MCTP bus. An I3C Target that acts as an MCTP Bus Owner cannot be added to an I3C bus using the I3C hot-join mechanism.

<sup>&</sup>lt;sup>1</sup> The term "bus" is used in a different meaning in <u>Specification for I3C Basic<sup>SM</sup></u>, <u>Improved Inter Integrated Circuit –</u> <u>Basic</u> and in <u>Management Component Transport Protocol (MCTP) Base Specification</u> context. This clause describes a scenario when multiple MCTP buses are overlaid on a single I3C bus.

#### DSP0233

- 368 For example, as shown in Figure 3, two logical buses are created and EIDs are assigned as follows:
- Logical MCTP Bus 1, Bridge 1 (I3C Target) is the MCTP Bus Owner Bridge 1 assigns the EID and EID pool to the I3C Controller because I3C Controller is an endpoint on the Logical MCTP Bus 1.
- Logical MCTP Bus 2, Bridge 2 (I3C Controller) is the MCTP Bus Owner for Logical MCTP Bus 2 Bridge 2 assigns EIDs to all the remaining I3C Targets.

This concept can be extended and each device on an I3C bus could be a MCTP Bridge to additional MCTP networks.



376 377

Figure 3 – Sample I3C Target as MCTP Bus Owner & bridge

378

## 379 **5.2 MCTP packet encapsulation**

- 380 MCTP packet transfers over I3C slightly differ depending on the communication direction:
- I3C Controller to I3C Target communication follows encapsulation defined in clause 5.2.1
- I3C Target to I3C Controller communication follows encapsulation defined in clause 5.2.2
- Subclauses below capture the MCTP packet encapsulation details. There is no requirement for the multipacket MCTP message to be contiguous on the bus.

#### 385 5.2.1 MCTP packet encapsulation: I3C Controller to I3C Target

#### 386 5.2.1.1 Overview

- 387 Transmission of MCTP packets from the I3C Controller to the I3C Target happens using
- 388 private write transfer initiated by I3C Controller as defined in <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter</u>
- 389 Integrated Circuit Basic. The transfer shall be directed to the I3C Target address used for MCTP
- protocol communication. For the purpose of this specification, an I3C Target shall only support the MCTP
- 391 protocol at its unique I3C Target address and an I3C address shall be dynamically assigned for that

purpose. See clause 5.4.1 for discussion about protocol discovery when other protocols may be in use onthe I3C bus.

The MCTP message header and MCTP message data fields map to I3C payload as indicated in Figure 4.

After the MCTP message data, there is a PEC byte added – its role is discussed in clause 5.3.1. Please

note that the length of the write transfer is dictated by the I3C Controller using Repeated Start/Stop
 condition. I3C Controller is expected to obey the discovered maximum write length (see clause 5.4.2 for

398 more information).

399 Note that the I3C Target does not need I3C address of the I3C Controller because all MCTP packets from

400 a given I3C Target will always be directed to the I3C Controller – the I3C Controller has no explicit

address as per <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit – Basic</u>. MCTP Destination
 EID should be used to route the MCTP packet to another I3C Target if necessary.



403

404

#### Figure 4 – MCTP over I3C packet transfer format: I3C Controller to I3C Target

Please note that the MCTP packet transfer shown may be preceded by the optional I3C Broadcast
 Address (7'h7E), as defined in the I3C specification. In this transaction, the T-bit is the parity of each byte.

407 As per the <u>Management Component Transport Protocol (MCTP) Base Specification</u>, IC and Message 408 Type byte is only present in the first packet of a fragmented MCTP message.

Table 1 – MCTP	packet transfer field	descriptions
----------------	-----------------------	--------------

Byte	I3C Field(s)	Description
0	I3C Target Address	[7:1] I3C Target Address: The address of the I3C Target on the local I3C bus
		[0] I3C RnW# bit: Shall be set to 0b as all MCTP messages using I3C write transfers.

Byte	I3C Field(s)	Description
1	Write Data 1	[7:4] MCTP reserved: This nibble is reserved for definition by the <u>Management Component Transport Protocol (MCTP) Base</u> <u>Specification</u> .
		[3:0] MCTP header version:
		Set to 0001b for MCTP v1 devices that are conformant to the <u>Management Component Transport Protocol (MCTP) Base</u> <u>Specification</u> and this version of the MCTP transport binding.
		All other values = Reserved.
2	Write Data 2	Destination Endpoint ID (*) as defined in <u>Management Component</u> <u>Transport Protocol (MCTP) Base Specification</u> , including special endpoint IDs
3	Write Data 3	Source Endpoint ID (*) as defined in <u>Management Component Transport</u> <u>Protocol (MCTP) Base Specification</u> , including special endpoint IDs
4	Write Data 4	[7] SOM: Start Of Message flag (*)
		[6] EOM: End Of Message flag (*)
		[5:4] MCTP Packet sequence number (*)
		[3] Tag Owner (TO) bit (*)
		[2:0] Message tag (*)
5	Write Data 5	[7] IC: Integrity Check bit (*)
		[6:0] Message type (*)
6:N-1	Write Data 6:N-1	MCTP message header and data (*)
N	PEC	Packet error code (PEC): All MCTP I3C transfers shall include a PEC byte. The PEC byte shall be transmitted by the source and checked by the destination. Please see clause 5.3.1 for more information.
(*) Indica	tes a field that is defined by t	he Management Component Transport Protocol (MCTP) Base Specification.

#### 410 **5.2.1.2 I3C Target address ACKs/NACKs**

411 The I3C Controller can start another write transfer after the Repeated Start condition on the bus, meaning

that multiple MCTP packets can follow one after the other in sequence. In case the I3C Target buffer

413 cannot accommodate the maximum packet length (as negotiated according to clause 5.4.2), it shall

414 NACK its address to indicate the potential overflow and a need for retry later. The time to retry is

415 dependent on the implementation – see clause 5.8 for more information.

416 NACK of an I3C Target address may indicate that the device buffers are full or the physical absence of

the device. The I3C Controller may test for the presence of a device after a NACK with the GETSTATUS

418 CCC. The I3C Target shall always respond to GETSTATUS CCC, even if its MCTP data buffer is full. The

I3C Controller shall retry GETSTATUS CCC as per <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter</u>
 <u>Integrated Circuit – Basic</u>, clause 5.1.9.2.3 Retry Model for Direct GET CCC Commands, before it

421 considers the device as absent.

#### 422 **5.2.2 MCTP packet encapsulation: I3C Target to I3C Controller**

- 423 Transmission of MCTP packets from I3C Target to I3C Controller can happen in two modes:
- In-Band Interrupt mode (IBI mode) or
- polling mode (described in clause 5.2.2.4).

426 The I3C Target is required to support both modes of operation and the I3C Controller can enable or disable IBIs as defined in Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit – Basic. 427

#### 5.2.2.1 Overview – IBI mode 428

429 Transmission of MCTP packets from I3C Target to I3C Controller according to the IBI mode shall happen 430 using the following general sequence:

- 1. When the I3C Target has a MCTP packet ready for transmission to the I3C Controller, it shall 431 initiate an I3C IBI with MDB = 0xAE (as assigned in *MIPI Mandatory Data Byte (MDB) Values* 432 Table registry) to inform the I3C Controller about the data ready. 433
- 434 2. The I3C Controller shall read the MCTP packet (or multiple packets) from the I3C Target using I3C Private Read transfer. 435
- 436 This sequence is illustrated in Figure 5:

#### **I3C Controller**



437

Figure 5 – MCTP over I3C packet transfer sequence: I3C Target to I3C Controller

- 439 The transaction field explanations are illustrated in Figure 6 and in Table 2 (for pending read notification)
- 440 and Table 3 (for the MCTP packet transfer):

#### (1) Pending read notification using IBI (I3C Target to I3C Controller) I3C Target Pending Read ID ACK P/Sr S Address (RnW=1) (0xAE) (2) Actual MCTP packet transfer (I3C Controller to I3C Target) **I3C** Target Read Read Read (a & b)S/Sr ACK P/Sr Address (RnW=1) Data 1 Data 2 Data N +0 +1 +2 +N I3C 7'h7e byte **I3C** Target Read Read Read (c)



442

443

449

#### Figure 6 – MCTP over I3C packet transfer format: I3C Target to I3C Controller

- 444 As defined in the <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit Basic</u>, the read transfer 445 may start with:
- 446 (a) Repeated Start condition and the I3C Source (I3C Target) address immediately after the IBI or 447 other traffic – for example, using HCI auto-command as defined in <u>MIPI I3C<sup>™</sup> Host Controller</u> 448 <u>Interface<sup>™</sup> Specification</u>
  - (b) Start condition and the I3C Target address
- 450 (c) Start condition with I3C Broadcast Address (7'h7E), then Repeated Start with the I3C Target
   451 address
- 452 In these transactions, the T-bit is zero to indicate the End-of-Data see <u>Specification for I3C Basic<sup>SM</sup></u>
- 453 <u>Improved Inter Integrated Circuit Basic</u>, clause 5.1.2.3.4 Ninth Bit of SDR Slave Returned (Read) Data 454 as End-of-Data.
- 455 As per the <u>Management Component Transport Protocol (MCTP) Base Specification</u>, IC and Message
- Type byte is only present in the first packet of a fragmented MCTP message.
- 457

Table 2 – IBI	pending read	notification	field descr	iptions
---------------	--------------	--------------	-------------	---------

Byte	I3C Field(s)	Desc	ription
0	I3C Target Address	[7:1]	I3C Target Address: The address of the I3C device that is the source of the MCTP packet
	RnW	[0]:	I3C RnW# bit: Shall be set to 1b for all IBIs

Byte	I3C Field(s)	Description	
1	Mandatory Data Byte (MDB)	[7:0] 0xAE value – MCTP Pending Read ID notification as defined in <u>MIPI</u> <u>Mandatory Data Byte (MDB) Values Table</u> registry	

459

#### Table 3 – MCTP packet transfer field descriptions

Byte	I3C Field(s)	Description	
0	I3C Target Address	[7:1] I3C Target Address: The address of the I3C device that is the source of the MCTP packet	
	RnW	[0]: I3C RnW# bit: Shall be set to 1b for all read transfers.	
1	Read Data 1	[7:4] MCTP reserved: This nibble is reserved for definition by the <u>Management Component Transport Protocol (MCTP) Base</u> Specification.	
		[3:0] MCTP header version:	
		Set to 0001b for MCTP v1 devices that are conformant to the <u>Management Component Transport Protocol (MCTP) Base</u> <u>Specification</u> and this version of the MCTP transport binding.	
		All other values = Reserved.	
2	Read Data 2	Destination Endpoint ID (*) as defined in <u>Management Component</u> <u>Transport Protocol (MCTP) Base Specification</u> , including special endpoint IDs	
3	Read Data 3	Source Endpoint ID (*) as defined in <u>Management Component Transport</u> <u>Protocol (MCTP) Base Specification</u> , including special endpoint IDs	
4	Read Data 4	[7] SOM: Start Of Message flag (*)	
		[6] EOM: End Of Message flag (*)	
		[5:4] MCTP Packet sequence number (*)	
		[3] Tag Owner (TO) bit (*)	
		[2:0] Message tag (*)	
5	Read Data 5	[7] IC: Integrity Check bit (*)	
		[6:0] Message type (*)	
6:N-1	Read Data 6:N-1	MCTP message header and data (*)	
Ν	PEC	Packet error code (PEC): All MCTP I3C transfers shall include a PEC byte. The PEC byte shall be transmitted by the source and checked by the destination. Please see clause 5.3.1 for more information.	
(*) Indicates a <u>Specification</u>	a field that is defined by <u>n</u> .	the Management Component Transport Protocol (MCTP) Base	

460

#### 461 **5.2.2.2 Detailed flow**

When a I3C Target has an MCTP packet available to transfer, it initiates the flow by sending an IBI with a Mandatory Data Byte (MDB) value = 0xAE. This is to inform the I3C Controller that an MCTP packet is available for reading from the I3C Target. The I3C Controller should acknowledge the IBI request and read the MDB data from the I3C Target. After accepting the request, the I3C Controller may read the packet immediately with a Repeated Start after the IBI or it may delay the read up to PT timeout – see

#### DSP0233

- 467 clause 5.8. The I3C Controller may queue up several IBI notifications from multiple I3C Targets and
- 468 process them in any order. Delaying reads allows prioritization as well as management of shared buffers
- 469 but delays may result in IBI retransmissions see clause 5.2.2.3.

470 When sending the IBI notification, the I3C Target needs to ensure that the MDB has been read by the I3C 471 Controller and ensure the data is available for the next private read request from the I3C Controller. If the

472 I3C Controller NACKs the IBI, then the IBI was not accepted and the I3C Target shall retry the IBI at the

- 473 next opportunity as per <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter Integrated Circuit Basic</u>, section
- 5.1.6.2, Slave Interrupt Request and conformant to section 5.8. The I3C Target may interpret consecutive
- 475 NACKs of an IBI as an error and take actions dependent on implementation.

Once the I3C Target has sent all the bytes of the MCTP packet and the PEC byte, the I3C Target shall
indicate the end of data transfer, and the I3C Controller completes the I3C transaction. The next MCTP
packet transfer shall happen in a separate transfer. The error cases for this rule are described in clause
5.2.2.7.

#### 480 **5.2.2.3 ACKed IBI retransmissions**

Each I3C Target shall also implement a timeout mechanism in order to retransmit the IBI. The timer shall
be started when the I3C Controller acknowledges the IBI with MDB. The I3C Target shall retransmit the
IBI if the read has not happened within a certain time. The number of retransmits and the timeout value
are implementation dependent – depends on the I3C Target functionality, I3C Controller capabilities, and
characteristics of MCTP traffic (urgency of retransmission) and shall conform to clause 5.8 requirements.
The I3C Target shall also wait for at least one T<sub>idle</sub> condition on the bus between retransmits.

#### 487 **5.2.2.4 Polling mode**

488 The I3C Controller can operate in polling mode when IBIs are disabled. In this case, the I3C Controller can do a GETSTATUS CCC to find if IBIs are pending (pending read notifications are reported as a 489 490 pending IBI) or it may simply attempt read transfers from the I3C Target and see if it responds with data. 491 When responding to GETSTATUS CCC, MCTP I3C Targets shall report a non-zero value in the pending 492 interrupt field to indicate that at least one MCTP packet is ready to be read. The convention is that the 493 pending interrupt value 1 is the least important priority and 15 is the most important priority. Unless 494 overridden by a different specification or protocol, the default value should be 7. The I3C Controller is 495 expected to read from the I3C Target if a non-zero pending interrupt value is reported. It may use the 496 value as a relative priority hint.

497 To avoid MCTP packet loss, the I3C Controller shall read the pending packet according to the MCTP498 timeouts defined in clause 5.8.

#### 499 **5.2.2.5 Sequences of multiple MCTP packets and reads without IBIs**

If the I3C Target has multiple MCTP packets to send to the I3C Controller, it may signal multiple IBIs, one for each packet. This may happen even if waiting for the I3C Controller to initiate a private read request on a prior MCTP packet. An I3C Target may only signal multiple ready packets if it is able to service sequential I3C Controller reads separated by a Repeated Start. I3C Targets that are unable to respond quickly enough to a sequence of reads separated by Repeated Start conditions shall delay IBI notifications of additional packets until after the prior packet is read.

- 506 The I3C Controller may also do multiple MCTP packets reads in a sequence even without having 507 received multiple IBIs, as in the following examples:
- If the I3C Controller receives a multi-packet MCTP message, it may attempt to read subsequent 509 MCTP packets until EOM flag is set in the MCTP header,
- The I3C Controller knows that the I3C Target transmits MCTP packets on strictly periodical basis,

- The I3C Controller expects more MCTP packets, so it decides to continue reading until a NACK is received (see clause 5.2.2.6 for more information).
- 514 In the above scenarios, the I3C Target shall not send IBIs related to packets that have been read by the 515 I3C Controller.
- 516 If IBIs are disabled, the I3C Target shall still respond to private reads and provide the next available 517 MCTP packets.

#### 518 5.2.2.6 NACKs

- 519 If the I3C Controller attempts a read when the I3C Target has no MCTP packets ready to send, then the 520 I3C Target shall NACK the address byte.
- 521 The I3C Controller shall follow the flow discussed in clause 5.2.1.2 to differentiate between an I3C Target 522 device no longer present and an I3C Target device NACKing the transfers.

#### 523 5.2.2.7 Early terminated or prolonged reads

- 524 The I3C Target expects the whole MCTP packet to be read by the I3C Controller. It may happen, 525 however, that the I3C Controller terminates the read transfer too early or too late:
- The I3C Controller stops before the I3C Target transmits the whole MCTP packet, including the 527 PEC byte, due to unexpected packet content, packet length limit mismatch, or bus errors.
- The I3C Controller continues to drive the clock even after the I3C Target indicated the end of transaction due to bit error on T-bit or clock synchronization error.
- If this happens, the I3C Controller should interpret the last byte of the received data as PEC to detect packet data corruption and discard the packet. The I3C Target shall infer that the I3C Controller received corrupted MCTP packet and retransmit it again from the beginning on the next private read. If IBIs are enabled, the I3C Target shall use an IBI to notify the I3C Controller that it has a packet waiting just as if it had a new packet for transmission.

#### 535 **5.2.2.8 Future performance enhancements**

IBI speeds are limited to I3C SDR mode only, so the amount of data transferred in the IBI was minimized
 and instead transferred on a subsequent private read. This enables future migration of reads to I3C HDR
 mode for more efficient transfer of potentially larger MCTP packets.

#### 539 **5.3 Error detection and handling mechanisms**

#### 540 **5.3.1 MCTP data packets**

541 MCTP relies on the underlying transport to provide packet-level error detection. For I3C, the PEC byte is 542 used to detect transmission errors as described in clause 5.2. The polynomial for CRC-8 calculation is as 543 follows – same as SMBus PEC – and the initial value and a final XOR values are zeros:

#### 544 $C(x) = x^8 + x^2 + x^1 + 1$

545 The PEC is calculated independently for each MCTP packet using the same method as for SMBus PEC,

546 as defined in <u>System Management Bus (SMBus) Specification</u>. It is calculated over the I3C

- 547 source/destination address field, RnW# bit, and all MCTP packet bytes of an I3C private read or write
- 548 transfer (not for CCCs, IBIs, or other preamble traffic). The PEC is inserted at the end of each MCTP
- 549 packet prior to its termination with Stop or Repeated Start condition see Figure 4 and Figure 6. The
- 550 PEC calculation excludes Start, Repeated Start, Stop, 7'h7E broadcast address, T-bits, ACK, and NACK.

- 551 The receiver of the MCTP packet shall verify if the PEC byte is correct for the packet content. If it detects 552 an error, it should discard the received packet.
- 553 When the sender detects the transmission error, it is recommended to retransmit the corrupted packet. 554 These scenarios are:
- In case of Target-to-Controller transfer, if the transfer is terminated too early or too late, the I3C
   Target can retransmit the packet see clause 5.2.2.7 for more information,
- If the I3C Target detects error type S6 or the I3C Controller detects error type M1, then it terminates the data transfer early, as defined in <u>Specification for I3C Basic<sup>SM</sup>, Improved Inter</u>
   Integrated Circuit Basic. In this case, the MCTP packet can be retransmitted.
- 560 In the above case, thanks to the last byte interpreted as PEC by the receiver, the error is expected to be 561 detected and the corrupted packet data discarded.

#### 562 **5.3.2 CCC error detection and handling**

- 563 The following recommendations should be followed in order to lower the probability of silent errors during 564 I3C CCCs:
- The dynamic addresses should be assigned for maximum Hamming distance between any two addresses without using reserved addresses listed in <u>Specification for I3C Basic<sup>SM</sup>, Improved</u>
   <u>Inter Integrated Circuit Basic</u> this is to lower the probability of an incorrect device receiving a CCC,
- CCCs should be individually terminated with a Stop condition this is to prevent getting stuck in
   Dynamic Address Assignment mode,
- Table 4 recommends the best workarounds to make mandatory CCCs more reliable.
- 572 Enhancements for optional CCCs are implementation dependent.
- 573

#### Table 4 – Recommended behaviors for robust CCCs

CCC	Error Description	Recommended Behavior			
GETBCR	Incorrect value read (due	Keep issuing CCC until 2 consecutive read values match.			
GETDCR	field) or value from wrong	Discard any reads returning invalid values.			
GETMRL	device (due to bit errors	For GETSTATUS, if the difference between the first and second reading is only the auto cleared Protocol Error flag they should			
GETMWL	In the address field)	be considered as a match with the Protocol Error flag set.			
GETPID					
GETSTATUS					
ENEC	Incorrect enable/disable	An unexpected IBI received from a device indicates a redundant			
DISEC	event byte value or	DISEC IBI command is required.			
	S1, S2 error types defined in <u>Specification</u> for I3C <u>Basic<sup>SM</sup></u> . <u>Improved Inter Integrated</u> <u>Circuit – Basic</u> )	If an I3C Controller times out when waiting for an IBI from an I3C Target, then it is possible that the I3C Target interrrupts are unintentionally disabled and the I3C Controller should use GETSTATUS to see if an interrupt is pending and enable IBIs again.			

ccc	Error Description	Recommended Behavior
ENTDAA	Incorrect CCC received (S1 error defined in <u>Specification for I3C</u> <u>Basic<sup>SM</sup>, Improved Inter</u> <u>Integrated Circuit – Basic</u> or undetected by parity check) or wrong address (due to bit errors in the address field)	Assign addresses to all participating devices that do not yet have a dynamic address then repeat CCC until two consectutive ENTDAAs do not detect additional devices. Confirm address assignments with ACK from directed traffic to that address.
SETNEWDA	If a new address is set incorrectly, wrong device changes address, two devices may end up with same address (S2 error type defined in <u>Specification for I3C</u> <u>Basic<sup>SM</sup>, Improved Inter</u> <u>Integrated Circuit –</u> <u>Basic</u> )	I3C Controller shall issue a GETPID CCC before and after SETNEWDA to verify if the same device responds at the new address. If there is an error (device does not respond or a different PID is detected), recovery would be via reasssigning all dynamic addresses on the bus with RSTDAA.
ENTASO	CCC not recognized by I3C Target (S1 error defined in <u>Specification</u> for I3C <u>Basic<sup>SM</sup></u> , <u>Improved Inter Integrated</u> <u>Circuit – Basic</u> or undetected by parity check) or wrong address (due to bit errors in the address field)	AS-type CCCs are just hints so errors can be ignored.
RSTDAA	CCC not recognized by I3C Target (S1 error defined in <u>Specification</u> for I3C Basic <sup>SM</sup> , <u>Improved Inter Integrated</u> <u>Circuit – Basic</u> or undetected by parity check) or wrong address (due to bit errors in the address field)	Issue the CCC twice.
SETMWL SETMRL	Incorrect value (S2 error defined in <u>Specification</u> for I3C Basic <sup>SM</sup> , <u>Improved Inter Integrated</u> <u>Circuit – Basic</u> or undetected by parity check) or wrong address (due to bit errors in the address field)	Read back to confirm the value twice with the corresponding GET CCC. If the GET values differ, then keep reading until 2 GET values match. If the matched values differ from the written value, then set it again as per clause 5.4.2.

#### 576 **5.3.3 "Stuck SDA" condition handling**

577 A possible error condition exists where an I3C Target that is driving the data line (SDA) of the bus could 578 continue driving the data line even when I3C Controller expects it to be released. This can happen, for

- 579 example, during read transfer due to a missed clock cycle, during ACK, etc.
- 580 In order to recover, the I3C Controller shall attempt the following sequence in SDR mode with an early 581 exit as soon as SDA goes high, followed by a Stop condition:
- The I3C Controller shall drive 8 clocks. The I3C Target is required to drive SDA High for the 9<sup>th</sup>
   T-Bit. The I3C Controller shall watch for SDA going High, and stop the read by driving SDA Low
   when the clock line (SCL) is High.
- The I3C Controller shall hold SCL level (High or Low) for 150 μs. The I3C Target shall implement a detector that determines if the SCL clock has not changed for 100 μs or more and switch SDA to High-Z and wait for Repeated Start or Stop.
  - 3. The I3C Controller should drive SCL low for at least 35ms.

589 The last recovery step attempts to recover devices that implement SMBus timeout t<sub>timeout</sub> as defined in 590 <u>System Management Bus (SMBus) Specification</u> in Table 1. SMBus AC specifications, Note 2. Such 591 devices are expected to release the SDA line after 25ms and be ready to receive a new Start condition 592 after at most 35ms.

## 593 5.4 MCTP support and capabilities discovery

I3C Controller shall be a MCTP-aware device (typically a management controller in the system) and a
 MCTP bridge. I3C Controller can be connected to various I3C Targets that can support different
 protocols. For this reason, a discovery method is defined in this clause to allow the I3C Controller to find
 out which devices talk MCTP and what characteristics they support.

#### 598 **5.4.1** Initialization and discovery flow

599 MCTP devices are identified by their Device Characteristic Registers (DCR) value of 0xCC as uniquely

600 reserved by <u>MIPI Device Characteristics Register (DCR) Assignments</u>. MCTP devices on an I3C bus shall 601 support Dynamic Address Assignment. Hot-Join IBIs should be used to announce device presence on the

bus whenever device requires Dynamic Address Assignment and MCTP initialization. Device interrupts

shall be enabled by default after the device is powered on or reset.

The I3C Controller discovers which devices on the bus are capable of supporting MCTP by reading their

605 DCR. DCR can be obtained while assigning them addresses as shown in Figure 7, for example. This

simplified sample flow only shows setup of a single new hot-pluggable device and does not include

discovery of support for MCTP packets larger than 64 bytes or alternative methods to read the DCR or

assign addresses. It also assumes that MCTP Bus Owner is collocated with the I3C Controller and the
 I3C Target is the MCTP Endpoint but note that these roles may be swapped as explained in clause 5.1.3.





Figure 7 – Sample I3C dynamic address assignment flow and MCTP discovery

- 612 It is assumed that the I3C Target will only support the MCTP protocol and a unique I3C address will be
- 613 dynamically assigned for that purpose. In this case, private reads and writes from this I3C address only
- 614 transfer MCTP packets. After an MCTP-capable I3C Controller discovers that an I3C Target supports
- 615 MCTP, it shall send an MCTP command to the I3C Target, for example, *Get MCTP Version*. This MCTP
- 616 command will inform the I3C Target that the I3C Controller supports MCTP.
- 617 The *Discovery Notify* MCTP message is used during the EID assignment process (see clause 5.1.3 for 618 more information about different logical topologies on I3C bus):
- The MCTP Endpoint shall continue sending *Discovery Notify* messages to the MCTP Bus Owner until it is assigned an EID – see MN1 and MT4 in Table 8;
- If the I3C Controller is a MCTP Endpoint and does not have the predetermined knowledge about
   which I3C Target assigns the EID, the I3C Controller is allowed to send the *Discovery Notify* message to multiple I3C Targets.
- Note that *Prepare for Endpoint Discovery* or *Endpoint Discovery* MCTP control commands are not used to discover MCTP endpoints. I3C devices use the dynamic address assignment process and hot-join mechanisms to discover if other I3C devices are present on or joining the I3C bus (an I3C Target device can only discover the presence of the I3C Controller device, not the rest of the I3C bus, as explained in clauses 5.1.2 and 5.1.3).

#### 629 **5.4.2 Transmission unit sizes**

- I3C MCTP devices shall support the minimum of 64 byte MCTP payload as the baseline (see section 8.3
   in <u>Management Component Transport Protocol (MCTP) Base Specification</u>). This results in the minimum
   I3C transfer size limit that every MCTP over I3C implementation shall support when receiving data: 69
   bytes (i.e., 64 bytes of MCTP payload + 4 bytes of MCTP header + 1 byte of PEC). The value of 69 is the
   default baseline transfer length for reads and writes of MCTP over I3C and cannot be negotiated smaller.
- 635 I3C Target or I3C Controller implementations may support longer transfers than the above default but
- 636 they shall discover and negotiate their use. Transfer sizes accepted by a particular MCTP Endpoint are
- 637 discovered as defined in Section 8.3.1 in *Management Component Transport Protocol (MCTP)* Base
- 638 Specification, i.e., via a message type specific mechanism. Transfer sizes of a path are discovered
- 639 according to section 9.5 in <u>Management Component Transport Protocol (MCTP) Base Specification</u>, i.e.,
- 640 using Query Hop MCTP commands sent to each bridge on the path.
- In order to respond to Query Hop command, I3C devices that implement the MCTP bridging functionality
   and transmission units larger than the baseline minimum shall use SETMWL/GETMWL and/or
   SETMRL/GETMRL I3C CCCs to establish the maximum transfer length from I3C Controller to I3C Target
- or from I3C Target to I3C Controller, respectively. Each direction may support a different length limit. If these pairs of CCCs are not used or not supported, it means that the baseline minimum is used for a
- 646 specific direction of communication.
- For the Controller-to-Target direction (transfers defined in clause 5.2.1), packet size limit bigger than the baseline minimum may be optionally established according to the following flow:
- (1) The I3C Controller sends SETMWL CCC to the I3C Target with the length equal to the maximum
   length the I3C Controller would like to send. If the I3C Target is capable to support the new
   length, it will accept it or otherwise it will change its maximum write length to the largest value it
   can support.
- (2) The I3C Controller sends GETMWL CCC to the I3C Target (clause 5.3.2 rules shall be followed to verify the correctness of the transfer). The I3C Target responds with its current maximum write length.
- 656 For the Target-to-Controller direction (transfers defined in clause 5.2.2), packet size limit bigger than the 657 baseline minimum may be optionally established according to the following flow:

- (1) The I3C Controller sends SETMRL CCC to the I3C Target with the length equal to the maximum
   length the I3C Controller would like to receive. If the I3C Target is capable to support the new
   length, it will accept it or otherwise it will change its maximum read length to the largest value it
   can support.
- (2) The I3C Controller sends GETMRL CCC to the I3C Target (clause 5.3.2 rules shall be followed to verify the correctness of the transfer). The I3C Target responds with its current maximum read
   length.
- 665 As defined in clause 5.3.2, the above sequences may be repeated to detect and correct any transmission 666 errors.

667 The size values in these CCCs shall include the PEC defined in clause 5.3.1 as well as the MCTP header 668 fields. They do not include the I3C Target address fields<sup>2</sup>. Please note that SETMRL/GETMRL CCCs also 669 need to report the IBI payload size (because an I3C Target that supports MCTP shall support IBIs).

670 If these CCCs are implemented, they indicate the upper bound accepted by the I3C devices. MCTP

671 maximum transmission unit cannot exceed these limits. Not all MCTP packets are of maximum length.

Some MCTP packets may be shorter than the above limits (either baseline or negotiated length). I3C

transfers will indicate the actual size of a particular packet (for reads, the T-bit is used by the I3C Target

to indicate end of data; for writes the I3C Controller ends the transfer with a Stop or Repeated Start). No

675 padding is needed in such a case.

## 676 5.5 Supported media

The transport binding defined in this specification has been designed to work with I3C buses. The I3C
 media type identifier for this binding spec is defined in <u>Management Component Transport Protocol</u>
 (MCTP) IDs and Codes, section 7 MCTP physical medium identifiers.

## 680 **5.6 Physical address format for MCTP control messages**

681 The address format shown in Table 5 shall be used for MCTP control commands that require a physical 682 address parameter to be returned for a bus that uses this transport binding with one of the supported 683 media types listed in 5.5. This includes commands such as the Resolve Endpoint ID, Routing Information

683 media types listed in 5.5. This includes commands such a684 Update, and Get Routing Table Entries commands.

Table	5 –	Physical	address	format
-------	-----	----------	---------	--------

Format Size	Layout and Description		
1 byto	[7:1]	I3C address bits	
T byte	[0]	0b	

686 A valid I3C address shall be used to refer to an I3C Target. Since the I3C Controller does not really have 687 any address, a special value of zero (7'h00) is used to indicate the I3C Controller when it is necessary.

<sup>685</sup> 

<sup>&</sup>lt;sup>2</sup> I3C specification does not clearly define if the I3C address field is included, but this is the interpretation agreed at MIPI when working on this specification.

#### DSP0233

### 688 5.7 Get endpoint ID medium-specific information

689 The medium-specific information as shown in Table 6 shall be used for the medium-specific Information 690 field returned in the response to the Get Endpoint ID MCTP control message.

691

#### Table 6 – Medium-specific information

Description		
[7:0]	reserved	

#### **5.8 MCTP packet and control message timing requirements**

In I3C, all traffic passes through the I3C Controller and it is responsible for all bus timing and fairness.
 The I3C Controller should attempt to ensure all device traffic makes progress, but in some cases the I3C

695 Controller may disable interrupts or postpone some traffic to focus on higher priorities.

696 I3C Targets should retry packet transmission (i.e., repeat IBI notifications) until the I3C Controller reads

697 the packet or pauses retries by disabling interrupts. If the PT expires, the endpoint may silently discard

698 the packet. In some implementations a queued packet cannot be modified or retracted.

699 When an I3C Target does not accept MCTP packets from the I3C Controller, the I3C Controller may

confirm the presence of the I3C Target with GETSTATUS CCC, as described in clause 5.2.1.2. If the I3C

701 Target is present, the I3C Controller may keep retrying indefinitely or stop after PT elapses.

702

 Table 7 – Timing specifications for MCTP data packets on I3C

Timing Specification	Symbol	Min	Max	Description
Endpoint packet level timeout	PT	100ms	-	The minimum period for how long an endpoint shall attempt retransmissions:
				<ul> <li>the I3C Target shall retry an IBI, when it is NACKed by the I3C Controller or ACKed without a read,</li> </ul>
				• the I3C Controller shall retry writing a packet to an I3C Target.
				There should be at least 8 retry attempts distributed throughout the PT time before timing out. Arbitration losses are not counted as an attempt.
				<u>Specification for I3C Basic<sup>SM</sup>, Improved Inter</u> <u>Integrated Circuit – Basic</u> defines the minimum retry intervals and conditions for NACKed IBIs, private writes, and arbitration losses.
				An I3C Target should pause PT when IBIs are disabled.

703	
-----	--

## Table 8 – Timing specifications for MCTP control messages on I3C

Timing Specification	Symbol	Min	Мах	Description
Endpoint ID reclaim	TRECLAIM	5 sec	-	Minimum time that a bus owner shall wait before reclaiming the EID for a non- responsive hot-plug endpoint (i.e., not ACKing repeated GETSTATUS CCCs).
Number of request retries	MN1	2	See description	Total of three tries, minimum: the original try plus two retries. The maximum number of retries for a given request is limited by the requirment that all retries shall occur within MT4, max of the initial request.
Request-to-response time	MT1	_	100 ms	This interval is measured at the responder from the end of the reception of the MCTP Control Protocol request to the beginning of the transmission of the response (that is, beginning of IBI for transfer initiated by I3C Target or beginning of the write transfer for the transfer initiated by the I3C Controller). This requirement is tested under the condition where the responder can successfully transmit the response on the first try.
Time-out waiting for a response	MT2	MT1 max <sup>[1]</sup> + 2 * MT3 max	MT4, min <sup>[1]</sup>	This interval at the requester sets the minimum amount of time that a requester should wait before retrying a MCTP control request. This interval is measured at the requester from the end of the successful transmission of the MCTP control request to the beginning of the reception of the corresponding MCTP control response.
				NOTE: This specification does not preclude an implementation from adjusting the minimum time- out waiting for a response to a smaller number than MT2 based on the measured response times from responders. The mechanism for doing so is outside the scope of this specification.
Transmission Delay	MT3	-	100 ms	Time to take into account transmission delay of an MCTP Control Protocol message. Measured as the time between the end of the transmission of an MCTP Control Protocol message at the transmitter to the beginning of the reception of the MCTP Control Protocol message at the receiver.
Inter-Packet delay for Multi- Packet messages	MT3a	-	100 ms	Allowed time measured from the end of the transmission of an MCTP packet with EOM=0 to the beginning of the following MCTP packet of the same Message (see Message assembly in <u>Management Component Transport</u> <u>Protocol (MCTP) Base Specification</u> ), measured at the transmitter
Instance ID expiration interval	MT4	5 sec <sup>[2]</sup>	6 sec	Interval after which the instance ID for a given response will expire and become reusable if a response has not been received for the request. This is also the maximum time that a responder tracks an instance ID for a given request from a given requester.

Timing Specification		Symbol	Min	Мах	Description
NOTE 1:	: Unless otherwise specified, this timing applies to the mandatory and optional MCTP commands.				nd optional MCTP commands.
NOTE 2:	If a requester is reset, it may produce the same se guard against this, it is recommended that sequen requester that is received more than MT4 seconds request, not a retry.			quence number æ number expir after a previous	for a request as one that was previously issued. To ation be implemented. Any request from a given s, matching request should be treated as a new

704 705	ANNEX A (informative)
706	
707	Notation

708	Notations							
709	Examples of notations used in this document are as follows:							
710 711 712	•	2:N	In field descriptions, this will typically be used to represent a range of byte offsets starting from byte two and continuing to and including byte N. The lowest offset is on the left, the highest is on the right.					
713 714	•	(6)	Parentheses around a single number can be used in message field descriptions to indicate a byte field that may be present or absent.					
715 716	•	(3:6)	Parentheses around a field consisting of a range of bytes indicates the entire range may be present or absent. The lowest offset is on the left, the highest is on the right.					
717 718 719	•	<u>PCle</u>	Underlined, blue text is typically used to indicate a reference to a document or specification called out in 2, "Normative References" or to items hyperlinked within the document.					
720 721	•	[4]	Square brackets around a number are typically used to indicate a bit offset. Bit offsets are given as zero-based values (that is, the least significant bit offset = 0).					
722 723	•	[7:5]	A range of bit offsets. The most significant bit is on the left, the least significant bit is on the right.					
724 725	•	1b	The lower case "b" following a number consisting of 0s and 1s is used to indicate the number is being given in binary format.					
726	٠	0x12A	A leading "0x" is used to indicate a number given in hexadecimal format.					
727								

## 729

730

731

# ANNEX B (informative)

# Change log

Version	Date	Description
1.0.0	2021-06-24	Released as DMTF Standard
1.0.1	2024-03-25	Additional explanations related to:
		- PT timeout handling and retries during this period,
		- PEC calculation,
		- IBI prioritization convention,
		<ul> <li>consistent use of "I3C Controller" and "I3C Target" terminology, as opposed to "Master" and "Slave" or "Primary" and "Secondary".</li> </ul>